NsGpuMemoryMgr.cs 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. using System.Runtime.CompilerServices;
  2. namespace Ryujinx.Gpu
  3. {
  4. class NsGpuMemoryMgr
  5. {
  6. private const long AddrSize = 1L << 40;
  7. private const int PTLvl0Bits = 14;
  8. private const int PTLvl1Bits = 14;
  9. private const int PTPageBits = 12;
  10. private const int PTLvl0Size = 1 << PTLvl0Bits;
  11. private const int PTLvl1Size = 1 << PTLvl1Bits;
  12. private const int PageSize = 1 << PTPageBits;
  13. private const int PTLvl0Mask = PTLvl0Size - 1;
  14. private const int PTLvl1Mask = PTLvl1Size - 1;
  15. private const int PageMask = PageSize - 1;
  16. private const int PTLvl0Bit = PTPageBits + PTLvl0Bits;
  17. private const int PTLvl1Bit = PTPageBits;
  18. private const long PteUnmapped = -1;
  19. private const long PteReserved = -2;
  20. private long[][] PageTable;
  21. public NsGpuMemoryMgr()
  22. {
  23. PageTable = new long[PTLvl0Size][];
  24. }
  25. public long Map(long CpuAddr, long GpuAddr, long Size)
  26. {
  27. CpuAddr &= ~PageMask;
  28. GpuAddr &= ~PageMask;
  29. for (long Offset = 0; Offset < Size; Offset += PageSize)
  30. {
  31. if (GetPTAddr(GpuAddr + Offset) != PteReserved)
  32. {
  33. return Map(CpuAddr, Size);
  34. }
  35. }
  36. for (long Offset = 0; Offset < Size; Offset += PageSize)
  37. {
  38. SetPTAddr(GpuAddr + Offset, CpuAddr + Offset);
  39. }
  40. return GpuAddr;
  41. }
  42. public long Map(long CpuAddr, long Size)
  43. {
  44. CpuAddr &= ~PageMask;
  45. long Position = GetFreePosition(Size);
  46. if (Position != -1)
  47. {
  48. for (long Offset = 0; Offset < Size; Offset += PageSize)
  49. {
  50. SetPTAddr(Position + Offset, CpuAddr + Offset);
  51. }
  52. }
  53. return Position;
  54. }
  55. public long Reserve(long GpuAddr, long Size, long Align)
  56. {
  57. for (long Offset = 0; Offset < Size; Offset += PageSize)
  58. {
  59. if (HasPTAddr(GpuAddr + Offset))
  60. {
  61. return Reserve(Size, Align);
  62. }
  63. }
  64. for (long Offset = 0; Offset < Size; Offset += PageSize)
  65. {
  66. SetPTAddr(GpuAddr + Offset, PteReserved);
  67. }
  68. return GpuAddr;
  69. }
  70. public long Reserve(long Size, long Align)
  71. {
  72. long Position = GetFreePosition(Size, Align);
  73. if (Position != -1)
  74. {
  75. for (long Offset = 0; Offset < Size; Offset += PageSize)
  76. {
  77. SetPTAddr(Position + Offset, PteReserved);
  78. }
  79. }
  80. return Position;
  81. }
  82. private long GetFreePosition(long Size, long Align = 1)
  83. {
  84. long Position = 0;
  85. long FreeSize = 0;
  86. Align = (Align + PageMask) & ~PageMask;
  87. while (Position + FreeSize < AddrSize)
  88. {
  89. if (!HasPTAddr(Position + FreeSize))
  90. {
  91. FreeSize += PageSize;
  92. if (FreeSize >= Size)
  93. {
  94. return Position;
  95. }
  96. }
  97. else
  98. {
  99. Position += FreeSize + PageSize;
  100. FreeSize = 0;
  101. long Remainder = Position % Align;
  102. if (Remainder != 0)
  103. {
  104. Position = (Position - Remainder) + Align;
  105. }
  106. }
  107. }
  108. return -1;
  109. }
  110. public long GetCpuAddr(long Position)
  111. {
  112. long BasePos = GetPTAddr(Position);
  113. if (BasePos < 0)
  114. {
  115. return -1;
  116. }
  117. return BasePos + (Position & PageMask);
  118. }
  119. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  120. private bool HasPTAddr(long Position)
  121. {
  122. if (Position >> PTLvl0Bits + PTLvl1Bits + PTPageBits != 0)
  123. {
  124. return false;
  125. }
  126. long L0 = (Position >> PTLvl0Bit) & PTLvl0Mask;
  127. long L1 = (Position >> PTLvl1Bit) & PTLvl1Mask;
  128. if (PageTable[L0] == null)
  129. {
  130. return false;
  131. }
  132. return PageTable[L0][L1] != PteUnmapped;
  133. }
  134. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  135. private long GetPTAddr(long Position)
  136. {
  137. long L0 = (Position >> PTLvl0Bit) & PTLvl0Mask;
  138. long L1 = (Position >> PTLvl1Bit) & PTLvl1Mask;
  139. if (PageTable[L0] == null)
  140. {
  141. return -1;
  142. }
  143. return PageTable[L0][L1];
  144. }
  145. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  146. private void SetPTAddr(long Position, long TgtAddr)
  147. {
  148. long L0 = (Position >> PTLvl0Bit) & PTLvl0Mask;
  149. long L1 = (Position >> PTLvl1Bit) & PTLvl1Mask;
  150. if (PageTable[L0] == null)
  151. {
  152. PageTable[L0] = new long[PTLvl1Size];
  153. for (int Index = 0; Index < PTLvl1Size; Index++)
  154. {
  155. PageTable[L0][Index] = PteUnmapped;
  156. }
  157. }
  158. PageTable[L0][L1] = TgtAddr;
  159. }
  160. }
  161. }