CpuTestSimdReg32.cs 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884
  1. #define SimdReg32
  2. using ARMeilleure.State;
  3. using NUnit.Framework;
  4. using System.Collections.Generic;
  5. namespace Ryujinx.Tests.Cpu
  6. {
  7. [Category("SimdReg32")]
  8. public sealed class CpuTestSimdReg32 : CpuTest32
  9. {
  10. #if SimdReg32
  11. #region "ValueSource (Opcodes)"
  12. private static uint[] _V_Add_Sub_Long_Wide_I_()
  13. {
  14. return new uint[]
  15. {
  16. 0xf2800000u, // VADDL.S8 Q0, D0, D0
  17. 0xf2800100u, // VADDW.S8 Q0, Q0, D0
  18. 0xf2800200u, // VSUBL.S8 Q0, D0, D0
  19. 0xf2800300u // VSUBW.S8 Q0, Q0, D0
  20. };
  21. }
  22. private static uint[] _Vfma_Vfms_Vfnma_Vfnms_S_F32_()
  23. {
  24. return new uint[]
  25. {
  26. 0xEEA00A00u, // VFMA. F32 S0, S0, S0
  27. 0xEEA00A40u, // VFMS. F32 S0, S0, S0
  28. 0xEE900A40u, // VFNMA.F32 S0, S0, S0
  29. 0xEE900A00u // VFNMS.F32 S0, S0, S0
  30. };
  31. }
  32. private static uint[] _Vfma_Vfms_Vfnma_Vfnms_S_F64_()
  33. {
  34. return new uint[]
  35. {
  36. 0xEEA00B00u, // VFMA. F64 D0, D0, D0
  37. 0xEEA00B40u, // VFMS. F64 D0, D0, D0
  38. 0xEE900B40u, // VFNMA.F64 D0, D0, D0
  39. 0xEE900B00u // VFNMS.F64 D0, D0, D0
  40. };
  41. }
  42. private static uint[] _Vfma_Vfms_V_F32_()
  43. {
  44. return new uint[]
  45. {
  46. 0xF2000C10u, // VFMA.F32 D0, D0, D0
  47. 0xF2200C10u // VFMS.F32 D0, D0, D0
  48. };
  49. }
  50. private static uint[] _Vmla_Vmls_Vnmla_Vnmls_S_F32_()
  51. {
  52. return new uint[]
  53. {
  54. 0xEE000A00u, // VMLA. F32 S0, S0, S0
  55. 0xEE000A40u, // VMLS. F32 S0, S0, S0
  56. 0xEE100A40u, // VNMLA.F32 S0, S0, S0
  57. 0xEE100A00u // VNMLS.F32 S0, S0, S0
  58. };
  59. }
  60. private static uint[] _Vmla_Vmls_Vnmla_Vnmls_S_F64_()
  61. {
  62. return new uint[]
  63. {
  64. 0xEE000B00u, // VMLA. F64 D0, D0, D0
  65. 0xEE000B40u, // VMLS. F64 D0, D0, D0
  66. 0xEE100B40u, // VNMLA.F64 D0, D0, D0
  67. 0xEE100B00u // VNMLS.F64 D0, D0, D0
  68. };
  69. }
  70. private static uint[] _Vmlal_Vmlsl_V_I_()
  71. {
  72. return new uint[]
  73. {
  74. 0xf2800800u, // VMLAL.S8 Q0, D0, D0
  75. 0xf2800a00u // VMLSL.S8 Q0, D0, D0
  76. };
  77. }
  78. private static uint[] _Vp_Add_Max_Min_F_()
  79. {
  80. return new uint[]
  81. {
  82. 0xf3000d00u, // VPADD.F32 D0, D0, D0
  83. 0xf3000f00u, // VPMAX.F32 D0, D0, D0
  84. 0xf3200f00u // VPMIN.F32 D0, D0, D0
  85. };
  86. }
  87. private static uint[] _Vp_Add_I_()
  88. {
  89. return new uint[]
  90. {
  91. 0xf2000b10u // VPADD.I8 D0, D0, D0
  92. };
  93. }
  94. private static uint[] _V_Pmax_Pmin_Rhadd_I_()
  95. {
  96. return new uint[]
  97. {
  98. 0xf2000a00u, // VPMAX .S8 D0, D0, D0
  99. 0xf2000a10u, // VPMIN .S8 D0, D0, D0
  100. 0xf2000100u, // VRHADD.S8 D0, D0, D0
  101. };
  102. }
  103. private static uint[] _Vq_Add_Sub_I_()
  104. {
  105. return new uint[]
  106. {
  107. 0xf2000050u, // VQADD.S8 Q0, Q0, Q0
  108. 0xf2000250u // VQSUB.S8 Q0, Q0, Q0
  109. };
  110. }
  111. #endregion
  112. #region "ValueSource (Types)"
  113. private static ulong[] _8B1D_()
  114. {
  115. return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
  116. 0x8080808080808080ul, 0x7FFFFFFFFFFFFFFFul,
  117. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul };
  118. }
  119. private static ulong[] _8B4H2S1D_()
  120. {
  121. return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
  122. 0x8080808080808080ul, 0x7FFF7FFF7FFF7FFFul,
  123. 0x8000800080008000ul, 0x7FFFFFFF7FFFFFFFul,
  124. 0x8000000080000000ul, 0x7FFFFFFFFFFFFFFFul,
  125. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul };
  126. }
  127. private static IEnumerable<ulong> _1S_F_()
  128. {
  129. yield return 0x00000000FF7FFFFFul; // -Max Normal (float.MinValue)
  130. yield return 0x0000000080800000ul; // -Min Normal
  131. yield return 0x00000000807FFFFFul; // -Max Subnormal
  132. yield return 0x0000000080000001ul; // -Min Subnormal (-float.Epsilon)
  133. yield return 0x000000007F7FFFFFul; // +Max Normal (float.MaxValue)
  134. yield return 0x0000000000800000ul; // +Min Normal
  135. yield return 0x00000000007FFFFFul; // +Max Subnormal
  136. yield return 0x0000000000000001ul; // +Min Subnormal (float.Epsilon)
  137. if (!NoZeros)
  138. {
  139. yield return 0x0000000080000000ul; // -Zero
  140. yield return 0x0000000000000000ul; // +Zero
  141. }
  142. if (!NoInfs)
  143. {
  144. yield return 0x00000000FF800000ul; // -Infinity
  145. yield return 0x000000007F800000ul; // +Infinity
  146. }
  147. if (!NoNaNs)
  148. {
  149. yield return 0x00000000FFC00000ul; // -QNaN (all zeros payload) (float.NaN)
  150. yield return 0x00000000FFBFFFFFul; // -SNaN (all ones payload)
  151. yield return 0x000000007FC00000ul; // +QNaN (all zeros payload) (-float.NaN) (DefaultNaN)
  152. yield return 0x000000007FBFFFFFul; // +SNaN (all ones payload)
  153. }
  154. for (int cnt = 1; cnt <= RndCnt; cnt++)
  155. {
  156. ulong grbg = TestContext.CurrentContext.Random.NextUInt();
  157. ulong rnd1 = GenNormalS();
  158. ulong rnd2 = GenSubnormalS();
  159. yield return (grbg << 32) | rnd1;
  160. yield return (grbg << 32) | rnd2;
  161. }
  162. }
  163. private static IEnumerable<ulong> _2S_F_()
  164. {
  165. yield return 0xFF7FFFFFFF7FFFFFul; // -Max Normal (float.MinValue)
  166. yield return 0x8080000080800000ul; // -Min Normal
  167. yield return 0x807FFFFF807FFFFFul; // -Max Subnormal
  168. yield return 0x8000000180000001ul; // -Min Subnormal (-float.Epsilon)
  169. yield return 0x7F7FFFFF7F7FFFFFul; // +Max Normal (float.MaxValue)
  170. yield return 0x0080000000800000ul; // +Min Normal
  171. yield return 0x007FFFFF007FFFFFul; // +Max Subnormal
  172. yield return 0x0000000100000001ul; // +Min Subnormal (float.Epsilon)
  173. if (!NoZeros)
  174. {
  175. yield return 0x8000000080000000ul; // -Zero
  176. yield return 0x0000000000000000ul; // +Zero
  177. }
  178. if (!NoInfs)
  179. {
  180. yield return 0xFF800000FF800000ul; // -Infinity
  181. yield return 0x7F8000007F800000ul; // +Infinity
  182. }
  183. if (!NoNaNs)
  184. {
  185. yield return 0xFFC00000FFC00000ul; // -QNaN (all zeros payload) (float.NaN)
  186. yield return 0xFFBFFFFFFFBFFFFFul; // -SNaN (all ones payload)
  187. yield return 0x7FC000007FC00000ul; // +QNaN (all zeros payload) (-float.NaN) (DefaultNaN)
  188. yield return 0x7FBFFFFF7FBFFFFFul; // +SNaN (all ones payload)
  189. }
  190. for (int cnt = 1; cnt <= RndCnt; cnt++)
  191. {
  192. ulong rnd1 = GenNormalS();
  193. ulong rnd2 = GenSubnormalS();
  194. yield return (rnd1 << 32) | rnd1;
  195. yield return (rnd2 << 32) | rnd2;
  196. }
  197. }
  198. private static IEnumerable<ulong> _1D_F_()
  199. {
  200. yield return 0xFFEFFFFFFFFFFFFFul; // -Max Normal (double.MinValue)
  201. yield return 0x8010000000000000ul; // -Min Normal
  202. yield return 0x800FFFFFFFFFFFFFul; // -Max Subnormal
  203. yield return 0x8000000000000001ul; // -Min Subnormal (-double.Epsilon)
  204. yield return 0x7FEFFFFFFFFFFFFFul; // +Max Normal (double.MaxValue)
  205. yield return 0x0010000000000000ul; // +Min Normal
  206. yield return 0x000FFFFFFFFFFFFFul; // +Max Subnormal
  207. yield return 0x0000000000000001ul; // +Min Subnormal (double.Epsilon)
  208. if (!NoZeros)
  209. {
  210. yield return 0x8000000000000000ul; // -Zero
  211. yield return 0x0000000000000000ul; // +Zero
  212. }
  213. if (!NoInfs)
  214. {
  215. yield return 0xFFF0000000000000ul; // -Infinity
  216. yield return 0x7FF0000000000000ul; // +Infinity
  217. }
  218. if (!NoNaNs)
  219. {
  220. yield return 0xFFF8000000000000ul; // -QNaN (all zeros payload) (double.NaN)
  221. yield return 0xFFF7FFFFFFFFFFFFul; // -SNaN (all ones payload)
  222. yield return 0x7FF8000000000000ul; // +QNaN (all zeros payload) (-double.NaN) (DefaultNaN)
  223. yield return 0x7FF7FFFFFFFFFFFFul; // +SNaN (all ones payload)
  224. }
  225. for (int cnt = 1; cnt <= RndCnt; cnt++)
  226. {
  227. ulong rnd1 = GenNormalD();
  228. ulong rnd2 = GenSubnormalD();
  229. yield return rnd1;
  230. yield return rnd2;
  231. }
  232. }
  233. #endregion
  234. private const int RndCnt = 2;
  235. private static readonly bool NoZeros = false;
  236. private static readonly bool NoInfs = false;
  237. private static readonly bool NoNaNs = false;
  238. [Test, Pairwise, Description("SHA256H.32 <Qd>, <Qn>, <Qm>")]
  239. public void Sha256h_V([Values(0xF3000C40u)] uint opcode,
  240. [Values(0u)] uint rd,
  241. [Values(2u)] uint rn,
  242. [Values(4u)] uint rm,
  243. [Values(0xAEE65C11943FB939ul)] ulong z0,
  244. [Values(0xA89A87F110291DA3ul)] ulong z1,
  245. [Values(0xE9F766DB7A49EA7Dul)] ulong a0,
  246. [Values(0x3053F46B0C2F3507ul)] ulong a1,
  247. [Values(0x6E86A473B9D4A778ul)] ulong b0,
  248. [Values(0x7BE4F9E638156BB1ul)] ulong b1,
  249. [Values(0x1F1DC4A98DA9C132ul)] ulong resultL,
  250. [Values(0xDB9A2A7B47031A0Dul)] ulong resultH)
  251. {
  252. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  253. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  254. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  255. V128 v0 = MakeVectorE0E1(z0, z1);
  256. V128 v1 = MakeVectorE0E1(a0, a1);
  257. V128 v2 = MakeVectorE0E1(b0, b1);
  258. ExecutionContext context = SingleOpcode(opcode, v0: v0, v1: v1, v2: v2, runUnicorn: false);
  259. Assert.Multiple(() =>
  260. {
  261. Assert.That(GetVectorE0(context.GetV(0)), Is.EqualTo(resultL));
  262. Assert.That(GetVectorE1(context.GetV(0)), Is.EqualTo(resultH));
  263. });
  264. // Unicorn does not yet support hash instructions in A32.
  265. // CompareAgainstUnicorn();
  266. }
  267. [Test, Pairwise, Description("SHA256H2.32 <Qd>, <Qn>, <Qm>")]
  268. public void Sha256h2_V([Values(0xF3100C40u)] uint opcode,
  269. [Values(0u)] uint rd,
  270. [Values(2u)] uint rn,
  271. [Values(4u)] uint rm,
  272. [Values(0xAEE65C11943FB939ul)] ulong z0,
  273. [Values(0xA89A87F110291DA3ul)] ulong z1,
  274. [Values(0xE9F766DB7A49EA7Dul)] ulong a0,
  275. [Values(0x3053F46B0C2F3507ul)] ulong a1,
  276. [Values(0x6E86A473B9D4A778ul)] ulong b0,
  277. [Values(0x7BE4F9E638156BB1ul)] ulong b1,
  278. [Values(0x0A1177E9D9C9B611ul)] ulong resultL,
  279. [Values(0xF5A826404928A515ul)] ulong resultH)
  280. {
  281. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  282. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  283. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  284. V128 v0 = MakeVectorE0E1(z0, z1);
  285. V128 v1 = MakeVectorE0E1(a0, a1);
  286. V128 v2 = MakeVectorE0E1(b0, b1);
  287. ExecutionContext context = SingleOpcode(opcode, v0: v0, v1: v1, v2: v2, runUnicorn: false);
  288. Assert.Multiple(() =>
  289. {
  290. Assert.That(GetVectorE0(context.GetV(0)), Is.EqualTo(resultL));
  291. Assert.That(GetVectorE1(context.GetV(0)), Is.EqualTo(resultH));
  292. });
  293. // Unicorn does not yet support hash instructions in A32.
  294. // CompareAgainstUnicorn();
  295. }
  296. [Test, Pairwise, Description("SHA256SU1.32 <Qd>, <Qn>, <Qm>")]
  297. public void Sha256su1_V([Values(0xF3200C40u)] uint opcode,
  298. [Values(0u)] uint rd,
  299. [Values(2u)] uint rn,
  300. [Values(4u)] uint rm,
  301. [Values(0xAEE65C11943FB939ul)] ulong z0,
  302. [Values(0xA89A87F110291DA3ul)] ulong z1,
  303. [Values(0xE9F766DB7A49EA7Dul)] ulong a0,
  304. [Values(0x3053F46B0C2F3507ul)] ulong a1,
  305. [Values(0x6E86A473B9D4A778ul)] ulong b0,
  306. [Values(0x7BE4F9E638156BB1ul)] ulong b1,
  307. [Values(0x9EE69CC896D7DE66ul)] ulong resultL,
  308. [Values(0x004A147155573E54ul)] ulong resultH)
  309. {
  310. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  311. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  312. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  313. V128 v0 = MakeVectorE0E1(z0, z1);
  314. V128 v1 = MakeVectorE0E1(a0, a1);
  315. V128 v2 = MakeVectorE0E1(b0, b1);
  316. ExecutionContext context = SingleOpcode(opcode, v0: v0, v1: v1, v2: v2, runUnicorn: false);
  317. Assert.Multiple(() =>
  318. {
  319. Assert.That(GetVectorE0(context.GetV(0)), Is.EqualTo(resultL));
  320. Assert.That(GetVectorE1(context.GetV(0)), Is.EqualTo(resultH));
  321. });
  322. // Unicorn does not yet support hash instructions in A32.
  323. // CompareAgainstUnicorn();
  324. }
  325. [Explicit]
  326. [Test, Pairwise, Description("VADD.f32 V0, V0, V0")]
  327. public void Vadd_F32([Values(0u)] uint rd,
  328. [Values(0u, 1u)] uint rn,
  329. [Values(0u, 2u)] uint rm,
  330. [ValueSource("_2S_F_")] ulong z0,
  331. [ValueSource("_2S_F_")] ulong z1,
  332. [ValueSource("_2S_F_")] ulong a0,
  333. [ValueSource("_2S_F_")] ulong a1,
  334. [ValueSource("_2S_F_")] ulong b0,
  335. [ValueSource("_2S_F_")] ulong b1,
  336. [Values] bool q)
  337. {
  338. uint opcode = 0xf2000d00u; // VADD.F32 D0, D0, D0
  339. if (q)
  340. {
  341. opcode |= 1 << 6;
  342. rm <<= 1;
  343. rn <<= 1;
  344. rd <<= 1;
  345. }
  346. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  347. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  348. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  349. V128 v0 = MakeVectorE0E1(z0, z1);
  350. V128 v1 = MakeVectorE0E1(a0, a1);
  351. V128 v2 = MakeVectorE0E1(b0, b1);
  352. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  353. CompareAgainstUnicorn();
  354. }
  355. [Test, Pairwise]
  356. public void V_Add_Sub_Long_Wide_I([ValueSource("_V_Add_Sub_Long_Wide_I_")] uint opcode,
  357. [Range(0u, 5u)] uint rd,
  358. [Range(0u, 5u)] uint rn,
  359. [Range(0u, 5u)] uint rm,
  360. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong z,
  361. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong a,
  362. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong b,
  363. [Values(0u, 1u, 2u)] uint size, // <SU8, SU16, SU32>
  364. [Values] bool u) // <S, U>
  365. {
  366. if (u)
  367. {
  368. opcode |= 1 << 24;
  369. }
  370. rd >>= 1; rd <<= 1;
  371. rn >>= 1; rn <<= 1;
  372. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  373. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  374. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  375. opcode |= (size & 0x3) << 20;
  376. V128 v0 = MakeVectorE0E1(z, ~z);
  377. V128 v1 = MakeVectorE0E1(a, ~a);
  378. V128 v2 = MakeVectorE0E1(b, ~b);
  379. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  380. CompareAgainstUnicorn();
  381. }
  382. [Test, Pairwise, Description("VCMP.f<size> Vd, Vm")]
  383. public void Vcmp([Values(2u, 3u)] uint size,
  384. [ValueSource("_1S_F_")] ulong a,
  385. [ValueSource("_1S_F_")] ulong b,
  386. [Values] bool e)
  387. {
  388. uint opcode = 0xeeb40840u;
  389. uint rm = 1;
  390. uint rd = 2;
  391. if (size == 3)
  392. {
  393. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  394. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  395. }
  396. else
  397. {
  398. opcode |= ((rm & 0x1e) >> 1) | ((rm & 0x1) << 5);
  399. opcode |= ((rd & 0x1e) << 11) | ((rd & 0x1) << 22);
  400. }
  401. opcode |= ((size & 3) << 8);
  402. if (e)
  403. {
  404. opcode |= 1 << 7;
  405. }
  406. V128 v1 = MakeVectorE0(a);
  407. V128 v2 = MakeVectorE0(b);
  408. int fpscr = (int)(TestContext.CurrentContext.Random.NextUInt(0xf) << 28);
  409. SingleOpcode(opcode, v1: v1, v2: v2, fpscr: fpscr);
  410. CompareAgainstUnicorn(fpsrMask: Fpsr.Nzcv);
  411. }
  412. [Test, Pairwise] [Explicit] // Fused.
  413. public void Vfma_Vfms_Vfnma_Vfnms_S_F32([ValueSource(nameof(_Vfma_Vfms_Vfnma_Vfnms_S_F32_))] uint opcode,
  414. [Values(0u, 1u, 2u, 3u)] uint rd,
  415. [Values(0u, 1u, 2u, 3u)] uint rn,
  416. [Values(0u, 1u, 2u, 3u)] uint rm,
  417. [ValueSource(nameof(_1S_F_))] ulong s0,
  418. [ValueSource(nameof(_1S_F_))] ulong s1,
  419. [ValueSource(nameof(_1S_F_))] ulong s2,
  420. [ValueSource(nameof(_1S_F_))] ulong s3)
  421. {
  422. opcode |= (((rd & 0x1) << 22) | (rd & 0x1e) << 11);
  423. opcode |= (((rn & 0x1) << 7) | (rn & 0x1e) << 15);
  424. opcode |= (((rm & 0x1) << 5) | (rm & 0x1e) >> 1);
  425. V128 v0 = MakeVectorE0E1E2E3((uint)s0, (uint)s1, (uint)s2, (uint)s3);
  426. SingleOpcode(opcode, v0: v0);
  427. CompareAgainstUnicorn();
  428. }
  429. [Test, Pairwise] [Explicit] // Fused.
  430. public void Vfma_Vfms_Vfnma_Vfnms_S_F64([ValueSource(nameof(_Vfma_Vfms_Vfnma_Vfnms_S_F64_))] uint opcode,
  431. [Values(0u, 1u)] uint rd,
  432. [Values(0u, 1u)] uint rn,
  433. [Values(0u, 1u)] uint rm,
  434. [ValueSource(nameof(_1D_F_))] ulong d0,
  435. [ValueSource(nameof(_1D_F_))] ulong d1)
  436. {
  437. opcode |= (((rd & 0x10) << 18) | (rd & 0xf) << 12);
  438. opcode |= (((rn & 0x10) << 3) | (rn & 0xf) << 16);
  439. opcode |= (((rm & 0x10) << 1) | (rm & 0xf) << 0);
  440. V128 v0 = MakeVectorE0E1(d0, d1);
  441. SingleOpcode(opcode, v0: v0);
  442. CompareAgainstUnicorn();
  443. }
  444. [Test, Pairwise] [Explicit] // Fused.
  445. public void Vfma_Vfms_V_F32([ValueSource(nameof(_Vfma_Vfms_V_F32_))] uint opcode,
  446. [Values(0u, 1u, 2u, 3u)] uint rd,
  447. [Values(0u, 1u, 2u, 3u)] uint rn,
  448. [Values(0u, 1u, 2u, 3u)] uint rm,
  449. [ValueSource(nameof(_2S_F_))] ulong d0,
  450. [ValueSource(nameof(_2S_F_))] ulong d1,
  451. [ValueSource(nameof(_2S_F_))] ulong d2,
  452. [ValueSource(nameof(_2S_F_))] ulong d3,
  453. [Values] bool q)
  454. {
  455. if (q)
  456. {
  457. opcode |= 1 << 6;
  458. rd >>= 1; rd <<= 1;
  459. rn >>= 1; rn <<= 1;
  460. rm >>= 1; rm <<= 1;
  461. }
  462. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  463. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  464. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  465. V128 v0 = MakeVectorE0E1(d0, d1);
  466. V128 v1 = MakeVectorE0E1(d2, d3);
  467. SingleOpcode(opcode, v0: v0, v1: v1);
  468. CompareAgainstUnicorn();
  469. }
  470. [Test, Pairwise] [Explicit]
  471. public void Vmla_Vmls_Vnmla_Vnmls_S_F32([ValueSource(nameof(_Vmla_Vmls_Vnmla_Vnmls_S_F32_))] uint opcode,
  472. [Values(0u, 1u, 2u, 3u)] uint rd,
  473. [Values(0u, 1u, 2u, 3u)] uint rn,
  474. [Values(0u, 1u, 2u, 3u)] uint rm,
  475. [ValueSource(nameof(_1S_F_))] ulong s0,
  476. [ValueSource(nameof(_1S_F_))] ulong s1,
  477. [ValueSource(nameof(_1S_F_))] ulong s2,
  478. [ValueSource(nameof(_1S_F_))] ulong s3)
  479. {
  480. opcode |= (((rd & 0x1) << 22) | (rd & 0x1e) << 11);
  481. opcode |= (((rn & 0x1) << 7) | (rn & 0x1e) << 15);
  482. opcode |= (((rm & 0x1) << 5) | (rm & 0x1e) >> 1);
  483. V128 v0 = MakeVectorE0E1E2E3((uint)s0, (uint)s1, (uint)s2, (uint)s3);
  484. SingleOpcode(opcode, v0: v0);
  485. CompareAgainstUnicorn();
  486. }
  487. [Test, Pairwise] [Explicit]
  488. public void Vmla_Vmls_Vnmla_Vnmls_S_F64([ValueSource(nameof(_Vmla_Vmls_Vnmla_Vnmls_S_F64_))] uint opcode,
  489. [Values(0u, 1u)] uint rd,
  490. [Values(0u, 1u)] uint rn,
  491. [Values(0u, 1u)] uint rm,
  492. [ValueSource(nameof(_1D_F_))] ulong d0,
  493. [ValueSource(nameof(_1D_F_))] ulong d1)
  494. {
  495. opcode |= (((rd & 0x10) << 18) | (rd & 0xf) << 12);
  496. opcode |= (((rn & 0x10) << 3) | (rn & 0xf) << 16);
  497. opcode |= (((rm & 0x10) << 1) | (rm & 0xf) << 0);
  498. V128 v0 = MakeVectorE0E1(d0, d1);
  499. SingleOpcode(opcode, v0: v0);
  500. CompareAgainstUnicorn();
  501. }
  502. [Test, Pairwise]
  503. public void Vmlal_Vmlsl_I([ValueSource(nameof(_Vmlal_Vmlsl_V_I_))] uint opcode,
  504. [Values(0u)] uint rd,
  505. [Values(1u, 0u)] uint rn,
  506. [Values(2u, 0u)] uint rm,
  507. [Values(0u, 1u, 2u)] uint size,
  508. [Random(RndCnt)] ulong z,
  509. [Random(RndCnt)] ulong a,
  510. [Random(RndCnt)] ulong b,
  511. [Values] bool u)
  512. {
  513. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  514. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  515. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  516. opcode |= size << 20;
  517. if (u)
  518. {
  519. opcode |= 1 << 24;
  520. }
  521. V128 v0 = MakeVectorE0E1(z, z);
  522. V128 v1 = MakeVectorE0E1(a, z);
  523. V128 v2 = MakeVectorE0E1(b, z);
  524. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  525. CompareAgainstUnicorn();
  526. }
  527. [Test, Pairwise, Description("VMULL.<size> <Vd>, <Vn>, <Vm>")]
  528. public void Vmull_I([Values(0u)] uint rd,
  529. [Values(1u, 0u)] uint rn,
  530. [Values(2u, 0u)] uint rm,
  531. [Values(0u, 1u, 2u)] uint size,
  532. [Random(RndCnt)] ulong z,
  533. [Random(RndCnt)] ulong a,
  534. [Random(RndCnt)] ulong b,
  535. [Values] bool op,
  536. [Values] bool u)
  537. {
  538. uint opcode = 0xf2800c00u; // VMULL.S8 Q0, D0, D0
  539. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  540. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  541. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  542. if (op)
  543. {
  544. opcode |= 1 << 9;
  545. size = 0;
  546. u = false;
  547. }
  548. opcode |= size << 20;
  549. if (u)
  550. {
  551. opcode |= 1 << 24;
  552. }
  553. V128 v0 = MakeVectorE0E1(z, z);
  554. V128 v1 = MakeVectorE0E1(a, z);
  555. V128 v2 = MakeVectorE0E1(b, z);
  556. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  557. CompareAgainstUnicorn();
  558. }
  559. [Test, Pairwise, Description("VMULL.<P8, P64> <Qd>, <Dn>, <Dm>")]
  560. public void Vmull_I_P8_P64([Values(0u, 1u)] uint rd,
  561. [Values(0u, 1u)] uint rn,
  562. [Values(0u, 1u)] uint rm,
  563. [ValueSource(nameof(_8B1D_))] [Random(RndCnt)] ulong d0,
  564. [ValueSource(nameof(_8B1D_))] [Random(RndCnt)] ulong d1,
  565. [Values(0u/*, 2u*/)] uint size) // <P8, P64>
  566. {
  567. /*if (size == 2u)
  568. {
  569. Assert.Ignore("Ryujinx.Tests.Unicorn.UnicornException : Invalid instruction (UC_ERR_INSN_INVALID)");
  570. }*/
  571. uint opcode = 0xf2800e00u; // VMULL.P8 Q0, D0, D0
  572. rd >>= 1; rd <<= 1;
  573. opcode |= (((rd & 0x10) << 18) | (rd & 0xf) << 12);
  574. opcode |= (((rn & 0x10) << 3) | (rn & 0xf) << 16);
  575. opcode |= (((rm & 0x10) << 1) | (rm & 0xf) << 0);
  576. opcode |= (size & 0x3) << 20;
  577. V128 v0 = MakeVectorE0E1(d0, d1);
  578. SingleOpcode(opcode, v0: v0);
  579. CompareAgainstUnicorn();
  580. }
  581. [Test, Pairwise, Description("VSHL.<size> {<Vd>}, <Vm>, <Vn>")]
  582. public void Vshl([Values(0u)] uint rd,
  583. [Values(1u, 0u)] uint rn,
  584. [Values(2u, 0u)] uint rm,
  585. [Values(0u, 1u, 2u, 3u)] uint size,
  586. [Random(RndCnt)] ulong z,
  587. [Random(RndCnt)] ulong a,
  588. [Random(RndCnt)] ulong b,
  589. [Values] bool q,
  590. [Values] bool u)
  591. {
  592. uint opcode = 0xf2000400u; // VSHL.S8 D0, D0, D0
  593. if (q)
  594. {
  595. opcode |= 1 << 6;
  596. rm <<= 1;
  597. rn <<= 1;
  598. rd <<= 1;
  599. }
  600. if (u)
  601. {
  602. opcode |= 1 << 24;
  603. }
  604. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  605. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  606. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  607. opcode |= size << 20;
  608. V128 v0 = MakeVectorE0E1(z, z);
  609. V128 v1 = MakeVectorE0E1(a, z);
  610. V128 v2 = MakeVectorE0E1(b, z);
  611. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  612. CompareAgainstUnicorn();
  613. }
  614. [Explicit]
  615. [Test, Pairwise]
  616. public void Vp_Add_Max_Min_F([ValueSource("_Vp_Add_Max_Min_F_")] uint opcode,
  617. [Values(0u)] uint rd,
  618. [Range(0u, 7u)] uint rn,
  619. [Range(0u, 7u)] uint rm,
  620. [ValueSource("_2S_F_")] ulong z0,
  621. [ValueSource("_2S_F_")] ulong z1,
  622. [ValueSource("_2S_F_")] ulong a0,
  623. [ValueSource("_2S_F_")] ulong a1,
  624. [ValueSource("_2S_F_")] ulong b0,
  625. [ValueSource("_2S_F_")] ulong b1)
  626. {
  627. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  628. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  629. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  630. var rnd = TestContext.CurrentContext.Random;
  631. V128 v0 = MakeVectorE0E1(z0, z1);
  632. V128 v1 = MakeVectorE0E1(a0, a1);
  633. V128 v2 = MakeVectorE0E1(b0, b1);
  634. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  635. CompareAgainstUnicorn();
  636. }
  637. [Test, Pairwise]
  638. public void Vp_Add_I([ValueSource("_Vp_Add_I_")] uint opcode,
  639. [Values(0u)] uint rd,
  640. [Range(0u, 5u)] uint rn,
  641. [Range(0u, 5u)] uint rm,
  642. [Values(0u, 1u, 2u)] uint size,
  643. [Random(RndCnt)] ulong z,
  644. [Random(RndCnt)] ulong a,
  645. [Random(RndCnt)] ulong b)
  646. {
  647. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  648. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  649. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  650. opcode |= size << 20;
  651. V128 v0 = MakeVectorE0E1(z, z);
  652. V128 v1 = MakeVectorE0E1(a, z);
  653. V128 v2 = MakeVectorE0E1(b, z);
  654. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  655. CompareAgainstUnicorn();
  656. }
  657. [Test, Pairwise]
  658. public void V_Pmax_Pmin_Rhadd_I([ValueSource("_V_Pmax_Pmin_Rhadd_I_")] uint opcode,
  659. [Values(0u)] uint rd,
  660. [Range(0u, 5u)] uint rn,
  661. [Range(0u, 5u)] uint rm,
  662. [Values(0u, 1u, 2u)] uint size,
  663. [Random(RndCnt)] ulong z,
  664. [Random(RndCnt)] ulong a,
  665. [Random(RndCnt)] ulong b,
  666. [Values] bool u)
  667. {
  668. if (u)
  669. {
  670. opcode |= 1 << 24;
  671. }
  672. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  673. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  674. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  675. opcode |= size << 20;
  676. V128 v0 = MakeVectorE0E1(z, z);
  677. V128 v1 = MakeVectorE0E1(a, z);
  678. V128 v2 = MakeVectorE0E1(b, z);
  679. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  680. CompareAgainstUnicorn();
  681. }
  682. [Test, Pairwise]
  683. public void Vq_Add_Sub_I([ValueSource("_Vq_Add_Sub_I_")] uint opcode,
  684. [Range(0u, 5u)] uint rd,
  685. [Range(0u, 5u)] uint rn,
  686. [Range(0u, 5u)] uint rm,
  687. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong z,
  688. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong a,
  689. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong b,
  690. [Values(0u, 1u, 2u)] uint size, // <SU8, SU16, SU32>
  691. [Values] bool u) // <S, U>
  692. {
  693. if (u)
  694. {
  695. opcode |= 1 << 24;
  696. }
  697. rd >>= 1; rd <<= 1;
  698. rn >>= 1; rn <<= 1;
  699. rm >>= 1; rm <<= 1;
  700. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  701. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  702. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  703. opcode |= (size & 0x3) << 20;
  704. V128 v0 = MakeVectorE0E1(z, ~z);
  705. V128 v1 = MakeVectorE0E1(a, ~a);
  706. V128 v2 = MakeVectorE0E1(b, ~b);
  707. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  708. CompareAgainstUnicorn();
  709. }
  710. [Test, Pairwise, Description("VQDMULH.<S16, S32> <Qd>, <Qn>, <Qm>")]
  711. public void Vqdmulh_I([Range(0u, 5u)] uint rd,
  712. [Range(0u, 5u)] uint rn,
  713. [Range(0u, 5u)] uint rm,
  714. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong z,
  715. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong a,
  716. [ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong b,
  717. [Values(1u, 2u)] uint size) // <S16, S32>
  718. {
  719. rd >>= 1; rd <<= 1;
  720. rn >>= 1; rn <<= 1;
  721. rm >>= 1; rm <<= 1;
  722. uint opcode = 0xf2100b40u & ~(3u << 20); // VQDMULH.S16 Q0, Q0, Q0
  723. opcode |= ((rd & 0xf) << 12) | ((rd & 0x10) << 18);
  724. opcode |= ((rn & 0xf) << 16) | ((rn & 0x10) << 3);
  725. opcode |= ((rm & 0xf) << 0) | ((rm & 0x10) << 1);
  726. opcode |= (size & 0x3) << 20;
  727. V128 v0 = MakeVectorE0E1(z, ~z);
  728. V128 v1 = MakeVectorE0E1(a, ~a);
  729. V128 v2 = MakeVectorE0E1(b, ~b);
  730. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  731. CompareAgainstUnicorn();
  732. }
  733. #endif
  734. }
  735. }