Home Explore Help
Register Sign In
alancnet
/
ryujinx
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 7639bb2e86
Branches Tags
ryujinx
/
Ryujinx.Tests
/
Cpu
riperiperi 9a49f8aec9 Fix VMVN (immediate), Add VPMIN, VPMAX, VMVN (register) (#1303) 5 years ago
..
CpuTest.cs 5e724cf24e Add Profiled Persistent Translation Cache. (#769) 5 years ago
CpuTest32.cs 5e724cf24e Add Profiled Persistent Translation Cache. (#769) 5 years ago
CpuTestAlu.cs d87c5375f1 Implement a custom value generator for the Tests of the CLS and CLZ instructions (Base: 32, 64 bits. Simd: 8, 16, 32 bits). (#696) 6 years ago
CpuTestAlu32.cs fb0939f9b6 Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954) 6 years ago
CpuTestAluBinary.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestAluImm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestAluRs.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestAluRs32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) 6 years ago
CpuTestAluRx.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestBf32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) 6 years ago
CpuTestBfm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestCcmpImm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestCcmpReg.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestCsel.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestMisc.cs e4ee61d6c3 Improve V128 (#1097) 6 years ago
CpuTestMov.cs d87c5375f1 Implement a custom value generator for the Tests of the CLS and CLZ instructions (Base: 32, 64 bits. Simd: 8, 16, 32 bits). (#696) 6 years ago
CpuTestMul.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) 7 years ago
CpuTestMul32.cs fb0939f9b6 Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954) 6 years ago
CpuTestSimd.cs 83d94b21d0 Add FMaxNmV & FMinNmV Inst.s with Test. (#1279) 6 years ago
CpuTestSimdCrypto.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdCrypto32.cs dd433c1296 Implement AESMC, AESIMC, AESE, AESD and VEOR AArch32 instructions (#982) 6 years ago
CpuTestSimdCvt.cs 0915731a9d Implemented fast paths for: (#846) 6 years ago
CpuTestSimdExt.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdFcond.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdFmov.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdImm.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdIns.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdLogical32.cs dd433c1296 Implement AESMC, AESIMC, AESE, AESD and VEOR AArch32 instructions (#982) 6 years ago
CpuTestSimdMemory32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) 6 years ago
CpuTestSimdMov32.cs 9a49f8aec9 Fix VMVN (immediate), Add VPMIN, VPMAX, VMVN (register) (#1303) 5 years ago
CpuTestSimdReg.cs b8ee5b15ab Implement FACGE and FACGT (Scalar and Vector) AArch64 SIMD instructions (#956) 6 years ago
CpuTestSimdReg32.cs 9a49f8aec9 Fix VMVN (immediate), Add VPMIN, VPMAX, VMVN (register) (#1303) 5 years ago
CpuTestSimdRegElem.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdRegElem32.cs c26f3774bd Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977) 6 years ago
CpuTestSimdRegElemF.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) 6 years ago
CpuTestSimdShImm.cs 0915731a9d Implemented fast paths for: (#846) 6 years ago
CpuTestSimdShImm32.cs c26f3774bd Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977) 6 years ago
CpuTestSimdTbl.cs 16869402bf Add Tbx Inst. (fast & slow paths), with Tests. (#782) 6 years ago
CpuTestSystem.cs 7c111a3567 Add Mrs & Msr (Nzcv) Inst., with Tests. (#819) 6 years ago