| .. |
|
CryptoHelper.cs
|
9ca040c0ff
Use ReadOnlySpan<byte> compiler optimization for static data (#3130)
|
4 years ago |
|
InstEmitAlu.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitAlu32.cs
|
8e119a1e96
Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on both A32 and T32 (#3693)
|
3 years ago |
|
InstEmitAluHelper.cs
|
1529e6cf0d
T32: Add Vfp instructions (#3690)
|
3 years ago |
|
InstEmitBfm.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitCcmp.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitCsel.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitDiv.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitException.cs
|
497199bb50
Decoder: Exit on trapping instructions, and resume execution at trapping instruction (#3153)
|
4 years ago |
|
InstEmitException32.cs
|
951700fdd8
Removed unused usings. (#3593)
|
3 years ago |
|
InstEmitFlow.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitFlow32.cs
|
1529e6cf0d
T32: Add Vfp instructions (#3690)
|
3 years ago |
|
InstEmitFlowHelper.cs
|
bd215e447d
Fix return type mismatch on 32-bit titles (#3000)
|
4 years ago |
|
InstEmitHash.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
5 years ago |
|
InstEmitHash32.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
5 years ago |
|
InstEmitHashHelper.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitHelper.cs
|
bd9ac0fdaa
T32: Implement B, B.cond, BL, BLX (#3155)
|
4 years ago |
|
InstEmitMemory.cs
|
bd215e447d
Fix return type mismatch on 32-bit titles (#3000)
|
4 years ago |
|
InstEmitMemory32.cs
|
c64524a240
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (#3683)
|
3 years ago |
|
InstEmitMemoryEx.cs
|
fbcf802fbc
A32/T32/A64: Implement Hint instructions (CSDB, SEV, SEVL, WFE, WFI, YIELD) (#3694)
|
3 years ago |
|
InstEmitMemoryEx32.cs
|
f468db7602
Implement Thumb (32-bit) memory (ordered), multiply, extension and bitfield instructions (#3687)
|
3 years ago |
|
InstEmitMemoryExHelper.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitMemoryHelper.cs
|
c64524a240
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (#3683)
|
3 years ago |
|
InstEmitMove.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitMul.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitMul32.cs
|
f468db7602
Implement Thumb (32-bit) memory (ordered), multiply, extension and bitfield instructions (#3687)
|
3 years ago |
|
InstEmitSimdArithmetic.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSimdArithmetic32.cs
|
db45688aa8
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
3 years ago |
|
InstEmitSimdCmp.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitSimdCmp32.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSimdCrypto.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdCrypto32.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdCvt.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSimdCvt32.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSimdHash.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
3 years ago |
|
InstEmitSimdHash32.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
3 years ago |
|
InstEmitSimdHashHelper.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
3 years ago |
|
InstEmitSimdHelper.cs
|
45ce540b9b
ARMeilleure: Add `gfni` acceleration (#3669)
|
3 years ago |
|
InstEmitSimdHelper32.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSimdLogical.cs
|
45ce540b9b
ARMeilleure: Add `gfni` acceleration (#3669)
|
3 years ago |
|
InstEmitSimdLogical32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitSimdMemory.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitSimdMemory32.cs
|
729ff5337c
Fix increment on Arm32 NEON VLDn/VSTn instructions with regs > 1 (#3695)
|
3 years ago |
|
InstEmitSimdMove.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitSimdMove32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 years ago |
|
InstEmitSimdShift.cs
|
45ce540b9b
ARMeilleure: Add `gfni` acceleration (#3669)
|
3 years ago |
|
InstEmitSimdShift32.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSystem.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstEmitSystem32.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
InstName.cs
|
fbcf802fbc
A32/T32/A64: Implement Hint instructions (CSDB, SEV, SEVL, WFE, WFI, YIELD) (#3694)
|
3 years ago |
|
NativeInterface.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
SoftFallback.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
SoftFloat.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
Wunk