| .. |
|
BitUtils.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
Block.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
Condition.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
DataOp.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
Decoder.cs
|
a694420d11
Implement speculative translation on the CPU (#515)
|
7 anni fa |
|
DecoderHelper.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
IOpCode32.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
IOpCode32Alu.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
IOpCode32BImm.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
IOpCode32BReg.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
IOpCode32Mem.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
IOpCode32MemMult.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
IOpCode64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeAlu64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeAluImm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeAluRs64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeAluRx64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeBImm.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
IOpCodeCond64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
IOpCodeLit64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IOpCodeSimd64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
IntType.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCode32.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCode32Alu.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32AluImm.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32AluRsImm.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32BImm.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32BReg.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32Mem.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32MemImm.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32MemImm8.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode32MemMult.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCode64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeAdr64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeAlu64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeAluImm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeAluRs64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeAluRx64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeBImm64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeBImmAl64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeBImmCmp64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeBImmCond64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeBImmTest64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeBReg64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeBfm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeCcmp64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeCcmpImm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeCcmpReg64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeCsel64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeException64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeMem64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeMemEx64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeMemImm64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeMemLit64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeMemPair64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeMemReg64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeMov64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeMul64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimd64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdCvt64.cs
|
9679896b94
Implement fixed-point variant of the UCVTF and SCVTF instructions (#578)
|
7 anni fa |
|
OpCodeSimdExt64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdFcond64.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeSimdFmov64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdImm64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeSimdIns64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdMemImm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdMemLit64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdMemMs64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeSimdMemPair64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdMemReg64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdMemSs64.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
OpCodeSimdReg64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdRegElem64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdRegElemF64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdShImm64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSimdTbl64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeSystem64.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
OpCodeT16.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
OpCodeT16AluImm8.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
OpCodeT16BReg.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
ShiftType.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
gdkchan