| .. |
|
CryptoHelper.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitAlu.cs
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 years ago |
|
InstEmitAlu32.cs
|
c26f3774bd
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
6 years ago |
|
InstEmitAluHelper.cs
|
d904706fc0
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
6 years ago |
|
InstEmitBfm.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitCcmp.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitCsel.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitDiv.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitException.cs
|
2421186d97
Generalize tail continues (#1298)
|
5 years ago |
|
InstEmitException32.cs
|
2421186d97
Generalize tail continues (#1298)
|
5 years ago |
|
InstEmitFlow.cs
|
2421186d97
Generalize tail continues (#1298)
|
5 years ago |
|
InstEmitFlow32.cs
|
2421186d97
Generalize tail continues (#1298)
|
5 years ago |
|
InstEmitFlowHelper.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
InstEmitHash.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
5 years ago |
|
InstEmitHash32.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
5 years ago |
|
InstEmitHashHelper.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
5 years ago |
|
InstEmitHelper.cs
|
d904706fc0
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
6 years ago |
|
InstEmitMemory.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitMemory32.cs
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 years ago |
|
InstEmitMemoryEx.cs
|
9878fc2d3c
Implement inline memory load/store exclusive and ordered (#1413)
|
5 years ago |
|
InstEmitMemoryEx32.cs
|
9878fc2d3c
Implement inline memory load/store exclusive and ordered (#1413)
|
5 years ago |
|
InstEmitMemoryExHelper.cs
|
ee22517d92
Improve branch operations (#1442)
|
5 years ago |
|
InstEmitMemoryHelper.cs
|
ee22517d92
Improve branch operations (#1442)
|
5 years ago |
|
InstEmitMove.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitMul.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitMul32.cs
|
fb0939f9b6
Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954)
|
6 years ago |
|
InstEmitSimdArithmetic.cs
|
a804db6eed
Add Fmax/minv_V & S/Ushl_S Inst.s with Tests. Fix Maxps/d & Minps/d d… (#1335)
|
5 years ago |
|
InstEmitSimdArithmetic32.cs
|
56a61a5758
CPU: A32: Fix Vabs_V & Vneg_V (S8, S16, S32 & F32); add Tests. (#1394)
|
5 years ago |
|
InstEmitSimdCmp.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
InstEmitSimdCmp32.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
InstEmitSimdCrypto.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdCrypto32.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdCvt.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdCvt32.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdHash.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdHelper.cs
|
a804db6eed
Add Fmax/minv_V & S/Ushl_S Inst.s with Tests. Fix Maxps/d & Minps/d d… (#1335)
|
5 years ago |
|
InstEmitSimdHelper32.cs
|
3af2ce74ec
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
|
5 years ago |
|
InstEmitSimdLogical.cs
|
0915731a9d
Implemented fast paths for: (#846)
|
6 years ago |
|
InstEmitSimdLogical32.cs
|
3af2ce74ec
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
|
5 years ago |
|
InstEmitSimdMemory.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
InstEmitSimdMemory32.cs
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 years ago |
|
InstEmitSimdMove.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSimdMove32.cs
|
9a49f8aec9
Fix VMVN (immediate), Add VPMIN, VPMAX, VMVN (register) (#1303)
|
5 years ago |
|
InstEmitSimdShift.cs
|
a804db6eed
Add Fmax/minv_V & S/Ushl_S Inst.s with Tests. Fix Maxps/d & Minps/d d… (#1335)
|
5 years ago |
|
InstEmitSimdShift32.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
InstEmitSystem.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
|
InstEmitSystem32.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
InstName.cs
|
3af2ce74ec
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
|
5 years ago |
|
NativeInterface.cs
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
5 years ago |
|
SoftFallback.cs
|
e4ee61d6c3
Improve V128 (#1097)
|
6 years ago |
|
SoftFloat.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 years ago |
LDj3SNuD