MacroInterpreter.cs 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416
  1. using Ryujinx.Common.Logging;
  2. using Ryujinx.Graphics.Memory;
  3. using System;
  4. using System.Collections.Generic;
  5. namespace Ryujinx.Graphics
  6. {
  7. class MacroInterpreter
  8. {
  9. private enum AssignmentOperation
  10. {
  11. IgnoreAndFetch = 0,
  12. Move = 1,
  13. MoveAndSetMaddr = 2,
  14. FetchAndSend = 3,
  15. MoveAndSend = 4,
  16. FetchAndSetMaddr = 5,
  17. MoveAndSetMaddrThenFetchAndSend = 6,
  18. MoveAndSetMaddrThenSendHigh = 7
  19. }
  20. private enum AluOperation
  21. {
  22. AluReg = 0,
  23. AddImmediate = 1,
  24. BitfieldReplace = 2,
  25. BitfieldExtractLslImm = 3,
  26. BitfieldExtractLslReg = 4,
  27. ReadImmediate = 5
  28. }
  29. private enum AluRegOperation
  30. {
  31. Add = 0,
  32. AddWithCarry = 1,
  33. Subtract = 2,
  34. SubtractWithBorrow = 3,
  35. BitwiseExclusiveOr = 8,
  36. BitwiseOr = 9,
  37. BitwiseAnd = 10,
  38. BitwiseAndNot = 11,
  39. BitwiseNotAnd = 12
  40. }
  41. private NvGpuFifo PFifo;
  42. private INvGpuEngine Engine;
  43. public Queue<int> Fifo { get; private set; }
  44. private int[] Gprs;
  45. private int MethAddr;
  46. private int MethIncr;
  47. private bool Carry;
  48. private int OpCode;
  49. private int PipeOp;
  50. private int Pc;
  51. public MacroInterpreter(NvGpuFifo PFifo, INvGpuEngine Engine)
  52. {
  53. this.PFifo = PFifo;
  54. this.Engine = Engine;
  55. Fifo = new Queue<int>();
  56. Gprs = new int[8];
  57. }
  58. public void Execute(NvGpuVmm Vmm, int[] Mme, int Position, int Param)
  59. {
  60. Reset();
  61. Gprs[1] = Param;
  62. Pc = Position;
  63. FetchOpCode(Mme);
  64. while (Step(Vmm, Mme));
  65. //Due to the delay slot, we still need to execute
  66. //one more instruction before we actually exit.
  67. Step(Vmm, Mme);
  68. }
  69. private void Reset()
  70. {
  71. for (int Index = 0; Index < Gprs.Length; Index++)
  72. {
  73. Gprs[Index] = 0;
  74. }
  75. MethAddr = 0;
  76. MethIncr = 0;
  77. Carry = false;
  78. }
  79. private bool Step(NvGpuVmm Vmm, int[] Mme)
  80. {
  81. int BaseAddr = Pc - 1;
  82. FetchOpCode(Mme);
  83. if ((OpCode & 7) < 7)
  84. {
  85. //Operation produces a value.
  86. AssignmentOperation AsgOp = (AssignmentOperation)((OpCode >> 4) & 7);
  87. int Result = GetAluResult();
  88. switch (AsgOp)
  89. {
  90. //Fetch parameter and ignore result.
  91. case AssignmentOperation.IgnoreAndFetch:
  92. {
  93. SetDstGpr(FetchParam());
  94. break;
  95. }
  96. //Move result.
  97. case AssignmentOperation.Move:
  98. {
  99. SetDstGpr(Result);
  100. break;
  101. }
  102. //Move result and use as Method Address.
  103. case AssignmentOperation.MoveAndSetMaddr:
  104. {
  105. SetDstGpr(Result);
  106. SetMethAddr(Result);
  107. break;
  108. }
  109. //Fetch parameter and send result.
  110. case AssignmentOperation.FetchAndSend:
  111. {
  112. SetDstGpr(FetchParam());
  113. Send(Vmm, Result);
  114. break;
  115. }
  116. //Move and send result.
  117. case AssignmentOperation.MoveAndSend:
  118. {
  119. SetDstGpr(Result);
  120. Send(Vmm, Result);
  121. break;
  122. }
  123. //Fetch parameter and use result as Method Address.
  124. case AssignmentOperation.FetchAndSetMaddr:
  125. {
  126. SetDstGpr(FetchParam());
  127. SetMethAddr(Result);
  128. break;
  129. }
  130. //Move result and use as Method Address, then fetch and send paramter.
  131. case AssignmentOperation.MoveAndSetMaddrThenFetchAndSend:
  132. {
  133. SetDstGpr(Result);
  134. SetMethAddr(Result);
  135. Send(Vmm, FetchParam());
  136. break;
  137. }
  138. //Move result and use as Method Address, then send bits 17:12 of result.
  139. case AssignmentOperation.MoveAndSetMaddrThenSendHigh:
  140. {
  141. SetDstGpr(Result);
  142. SetMethAddr(Result);
  143. Send(Vmm, (Result >> 12) & 0x3f);
  144. break;
  145. }
  146. }
  147. }
  148. else
  149. {
  150. //Branch.
  151. bool OnNotZero = ((OpCode >> 4) & 1) != 0;
  152. bool Taken = OnNotZero
  153. ? GetGprA() != 0
  154. : GetGprA() == 0;
  155. if (Taken)
  156. {
  157. Pc = BaseAddr + GetImm();
  158. bool NoDelays = (OpCode & 0x20) != 0;
  159. if (NoDelays)
  160. {
  161. FetchOpCode(Mme);
  162. }
  163. return true;
  164. }
  165. }
  166. bool Exit = (OpCode & 0x80) != 0;
  167. return !Exit;
  168. }
  169. private void FetchOpCode(int[] Mme)
  170. {
  171. OpCode = PipeOp;
  172. PipeOp = Mme[Pc++];
  173. }
  174. private int GetAluResult()
  175. {
  176. AluOperation Op = (AluOperation)(OpCode & 7);
  177. switch (Op)
  178. {
  179. case AluOperation.AluReg:
  180. {
  181. AluRegOperation AluOp = (AluRegOperation)((OpCode >> 17) & 0x1f);
  182. return GetAluResult(AluOp, GetGprA(), GetGprB());
  183. }
  184. case AluOperation.AddImmediate:
  185. {
  186. return GetGprA() + GetImm();
  187. }
  188. case AluOperation.BitfieldReplace:
  189. case AluOperation.BitfieldExtractLslImm:
  190. case AluOperation.BitfieldExtractLslReg:
  191. {
  192. int BfSrcBit = (OpCode >> 17) & 0x1f;
  193. int BfSize = (OpCode >> 22) & 0x1f;
  194. int BfDstBit = (OpCode >> 27) & 0x1f;
  195. int BfMask = (1 << BfSize) - 1;
  196. int Dst = GetGprA();
  197. int Src = GetGprB();
  198. switch (Op)
  199. {
  200. case AluOperation.BitfieldReplace:
  201. {
  202. Src = (int)((uint)Src >> BfSrcBit) & BfMask;
  203. Dst &= ~(BfMask << BfDstBit);
  204. Dst |= Src << BfDstBit;
  205. return Dst;
  206. }
  207. case AluOperation.BitfieldExtractLslImm:
  208. {
  209. Src = (int)((uint)Src >> Dst) & BfMask;
  210. return Src << BfDstBit;
  211. }
  212. case AluOperation.BitfieldExtractLslReg:
  213. {
  214. Src = (int)((uint)Src >> BfSrcBit) & BfMask;
  215. return Src << Dst;
  216. }
  217. }
  218. break;
  219. }
  220. case AluOperation.ReadImmediate:
  221. {
  222. return Read(GetGprA() + GetImm());
  223. }
  224. }
  225. throw new ArgumentException(nameof(OpCode));
  226. }
  227. private int GetAluResult(AluRegOperation AluOp, int A, int B)
  228. {
  229. switch (AluOp)
  230. {
  231. case AluRegOperation.Add:
  232. {
  233. ulong Result = (ulong)A + (ulong)B;
  234. Carry = Result > 0xffffffff;
  235. return (int)Result;
  236. }
  237. case AluRegOperation.AddWithCarry:
  238. {
  239. ulong Result = (ulong)A + (ulong)B + (Carry ? 1UL : 0UL);
  240. Carry = Result > 0xffffffff;
  241. return (int)Result;
  242. }
  243. case AluRegOperation.Subtract:
  244. {
  245. ulong Result = (ulong)A - (ulong)B;
  246. Carry = Result < 0x100000000;
  247. return (int)Result;
  248. }
  249. case AluRegOperation.SubtractWithBorrow:
  250. {
  251. ulong Result = (ulong)A - (ulong)B - (Carry ? 0UL : 1UL);
  252. Carry = Result < 0x100000000;
  253. return (int)Result;
  254. }
  255. case AluRegOperation.BitwiseExclusiveOr: return A ^ B;
  256. case AluRegOperation.BitwiseOr: return A | B;
  257. case AluRegOperation.BitwiseAnd: return A & B;
  258. case AluRegOperation.BitwiseAndNot: return A & ~B;
  259. case AluRegOperation.BitwiseNotAnd: return ~(A & B);
  260. }
  261. throw new ArgumentOutOfRangeException(nameof(AluOp));
  262. }
  263. private int GetImm()
  264. {
  265. //Note: The immediate is signed, the sign-extension is intended here.
  266. return OpCode >> 14;
  267. }
  268. private void SetMethAddr(int Value)
  269. {
  270. MethAddr = (Value >> 0) & 0xfff;
  271. MethIncr = (Value >> 12) & 0x3f;
  272. }
  273. private void SetDstGpr(int Value)
  274. {
  275. Gprs[(OpCode >> 8) & 7] = Value;
  276. }
  277. private int GetGprA()
  278. {
  279. return GetGprValue((OpCode >> 11) & 7);
  280. }
  281. private int GetGprB()
  282. {
  283. return GetGprValue((OpCode >> 14) & 7);
  284. }
  285. private int GetGprValue(int Index)
  286. {
  287. return Index != 0 ? Gprs[Index] : 0;
  288. }
  289. private int FetchParam()
  290. {
  291. int Value;
  292. if (!Fifo.TryDequeue(out Value))
  293. {
  294. Logger.PrintWarning(LogClass.Gpu, "Macro attempted to fetch an inexistent argument.");
  295. return 0;
  296. }
  297. return Value;
  298. }
  299. private int Read(int Reg)
  300. {
  301. return Engine.Registers[Reg];
  302. }
  303. private void Send(NvGpuVmm Vmm, int Value)
  304. {
  305. GpuMethodCall MethCall = new GpuMethodCall(MethAddr, Value);
  306. Engine.CallMethod(Vmm, MethCall);
  307. MethAddr += MethIncr;
  308. }
  309. }
  310. }