MacroInterpreter.cs 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419
  1. using System;
  2. using System.Collections.Generic;
  3. namespace Ryujinx.Core.Gpu
  4. {
  5. class MacroInterpreter
  6. {
  7. private enum AssignmentOperation
  8. {
  9. IgnoreAndFetch = 0,
  10. Move = 1,
  11. MoveAndSetMaddr = 2,
  12. FetchAndSend = 3,
  13. MoveAndSend = 4,
  14. FetchAndSetMaddr = 5,
  15. MoveAndSetMaddrThenFetchAndSend = 6,
  16. MoveAndSetMaddrThenSendHigh = 7
  17. }
  18. private enum AluOperation
  19. {
  20. AluReg = 0,
  21. AddImmediate = 1,
  22. BitfieldReplace = 2,
  23. BitfieldExtractLslImm = 3,
  24. BitfieldExtractLslReg = 4,
  25. ReadImmediate = 5
  26. }
  27. private enum AluRegOperation
  28. {
  29. Add = 0,
  30. AddWithCarry = 1,
  31. Subtract = 2,
  32. SubtractWithBorrow = 3,
  33. BitwiseExclusiveOr = 8,
  34. BitwiseOr = 9,
  35. BitwiseAnd = 10,
  36. BitwiseAndNot = 11,
  37. BitwiseNotAnd = 12
  38. }
  39. private NvGpuFifo PFifo;
  40. private INvGpuEngine Engine;
  41. public Queue<int> Fifo { get; private set; }
  42. private int[] Gprs;
  43. private int MethAddr;
  44. private int MethIncr;
  45. private bool Carry;
  46. private int OpCode;
  47. private int PipeOp;
  48. private long Pc;
  49. public MacroInterpreter(NvGpuFifo PFifo, INvGpuEngine Engine)
  50. {
  51. this.PFifo = PFifo;
  52. this.Engine = Engine;
  53. Fifo = new Queue<int>();
  54. Gprs = new int[8];
  55. }
  56. public void Execute(NvGpuVmm Vmm, long Position, int Param)
  57. {
  58. Reset();
  59. Gprs[1] = Param;
  60. Pc = Position;
  61. FetchOpCode(Vmm);
  62. while (Step(Vmm));
  63. //Due to the delay slot, we still need to execute
  64. //one more instruction before we actually exit.
  65. Step(Vmm);
  66. }
  67. private void Reset()
  68. {
  69. for (int Index = 0; Index < Gprs.Length; Index++)
  70. {
  71. Gprs[Index] = 0;
  72. }
  73. MethAddr = 0;
  74. MethIncr = 0;
  75. Carry = false;
  76. }
  77. private bool Step(NvGpuVmm Vmm)
  78. {
  79. long BaseAddr = Pc - 4;
  80. FetchOpCode(Vmm);
  81. if ((OpCode & 7) < 7)
  82. {
  83. //Operation produces a value.
  84. AssignmentOperation AsgOp = (AssignmentOperation)((OpCode >> 4) & 7);
  85. int Result = GetAluResult();
  86. switch (AsgOp)
  87. {
  88. //Fetch parameter and ignore result.
  89. case AssignmentOperation.IgnoreAndFetch:
  90. {
  91. SetDstGpr(FetchParam());
  92. break;
  93. }
  94. //Move result.
  95. case AssignmentOperation.Move:
  96. {
  97. SetDstGpr(Result);
  98. break;
  99. }
  100. //Move result and use as Method Address.
  101. case AssignmentOperation.MoveAndSetMaddr:
  102. {
  103. SetDstGpr(Result);
  104. SetMethAddr(Result);
  105. break;
  106. }
  107. //Fetch parameter and send result.
  108. case AssignmentOperation.FetchAndSend:
  109. {
  110. SetDstGpr(FetchParam());
  111. Send(Vmm, Result);
  112. break;
  113. }
  114. //Move and send result.
  115. case AssignmentOperation.MoveAndSend:
  116. {
  117. SetDstGpr(Result);
  118. Send(Vmm, Result);
  119. break;
  120. }
  121. //Fetch parameter and use result as Method Address.
  122. case AssignmentOperation.FetchAndSetMaddr:
  123. {
  124. SetDstGpr(FetchParam());
  125. SetMethAddr(Result);
  126. break;
  127. }
  128. //Move result and use as Method Address, then fetch and send paramter.
  129. case AssignmentOperation.MoveAndSetMaddrThenFetchAndSend:
  130. {
  131. SetDstGpr(Result);
  132. SetMethAddr(Result);
  133. Send(Vmm, FetchParam());
  134. break;
  135. }
  136. //Move result and use as Method Address, then send bits 17:12 of result.
  137. case AssignmentOperation.MoveAndSetMaddrThenSendHigh:
  138. {
  139. SetDstGpr(Result);
  140. SetMethAddr(Result);
  141. Send(Vmm, (Result >> 12) & 0x3f);
  142. break;
  143. }
  144. }
  145. }
  146. else
  147. {
  148. //Branch.
  149. bool OnNotZero = ((OpCode >> 4) & 1) != 0;
  150. bool Taken = OnNotZero
  151. ? GetGprA() != 0
  152. : GetGprA() == 0;
  153. if (Taken)
  154. {
  155. Pc = BaseAddr + (GetImm() << 2);
  156. bool NoDelays = (OpCode & 0x20) != 0;
  157. if (NoDelays)
  158. {
  159. FetchOpCode(Vmm);
  160. }
  161. return true;
  162. }
  163. }
  164. bool Exit = (OpCode & 0x80) != 0;
  165. return !Exit;
  166. }
  167. private void FetchOpCode(NvGpuVmm Vmm)
  168. {
  169. OpCode = PipeOp;
  170. PipeOp = Vmm.ReadInt32(Pc);
  171. Pc += 4;
  172. }
  173. private int GetAluResult()
  174. {
  175. AluOperation Op = (AluOperation)(OpCode & 7);
  176. switch (Op)
  177. {
  178. case AluOperation.AluReg:
  179. {
  180. AluRegOperation AluOp = (AluRegOperation)((OpCode >> 17) & 0x1f);
  181. return GetAluResult(AluOp, GetGprA(), GetGprB());
  182. }
  183. case AluOperation.AddImmediate:
  184. {
  185. return GetGprA() + GetImm();
  186. }
  187. case AluOperation.BitfieldReplace:
  188. case AluOperation.BitfieldExtractLslImm:
  189. case AluOperation.BitfieldExtractLslReg:
  190. {
  191. int BfSrcBit = (OpCode >> 17) & 0x1f;
  192. int BfSize = (OpCode >> 22) & 0x1f;
  193. int BfDstBit = (OpCode >> 27) & 0x1f;
  194. int BfMask = (1 << BfSize) - 1;
  195. int Dst = GetGprA();
  196. int Src = GetGprB();
  197. switch (Op)
  198. {
  199. case AluOperation.BitfieldReplace:
  200. {
  201. Src = (int)((uint)Src >> BfSrcBit) & BfMask;
  202. Dst &= ~(BfMask << BfDstBit);
  203. Dst |= Src << BfDstBit;
  204. return Dst;
  205. }
  206. case AluOperation.BitfieldExtractLslImm:
  207. {
  208. Src = (int)((uint)Src >> Dst) & BfMask;
  209. return Src << BfDstBit;
  210. }
  211. case AluOperation.BitfieldExtractLslReg:
  212. {
  213. Src = (int)((uint)Src >> BfSrcBit) & BfMask;
  214. return Src << Dst;
  215. }
  216. }
  217. break;
  218. }
  219. case AluOperation.ReadImmediate:
  220. {
  221. return Read(GetGprA() + GetImm());
  222. }
  223. }
  224. throw new ArgumentException(nameof(OpCode));
  225. }
  226. private int GetAluResult(AluRegOperation AluOp, int A, int B)
  227. {
  228. switch (AluOp)
  229. {
  230. case AluRegOperation.Add:
  231. {
  232. ulong Result = (ulong)A + (ulong)B;
  233. Carry = Result > 0xffffffff;
  234. return (int)Result;
  235. }
  236. case AluRegOperation.AddWithCarry:
  237. {
  238. ulong Result = (ulong)A + (ulong)B + (Carry ? 1UL : 0UL);
  239. Carry = Result > 0xffffffff;
  240. return (int)Result;
  241. }
  242. case AluRegOperation.Subtract:
  243. {
  244. ulong Result = (ulong)A - (ulong)B;
  245. Carry = Result < 0x100000000;
  246. return (int)Result;
  247. }
  248. case AluRegOperation.SubtractWithBorrow:
  249. {
  250. ulong Result = (ulong)A - (ulong)B - (Carry ? 0UL : 1UL);
  251. Carry = Result < 0x100000000;
  252. return (int)Result;
  253. }
  254. case AluRegOperation.BitwiseExclusiveOr: return A ^ B;
  255. case AluRegOperation.BitwiseOr: return A | B;
  256. case AluRegOperation.BitwiseAnd: return A & B;
  257. case AluRegOperation.BitwiseAndNot: return A & ~B;
  258. case AluRegOperation.BitwiseNotAnd: return ~(A & B);
  259. }
  260. throw new ArgumentOutOfRangeException(nameof(AluOp));
  261. }
  262. private int GetImm()
  263. {
  264. //Note: The immediate is signed, the sign-extension is intended here.
  265. return OpCode >> 14;
  266. }
  267. private void SetMethAddr(int Value)
  268. {
  269. MethAddr = (Value >> 0) & 0xfff;
  270. MethIncr = (Value >> 12) & 0x3f;
  271. }
  272. private void SetDstGpr(int Value)
  273. {
  274. Gprs[(OpCode >> 8) & 7] = Value;
  275. }
  276. private int GetGprA()
  277. {
  278. return GetGprValue((OpCode >> 11) & 7);
  279. }
  280. private int GetGprB()
  281. {
  282. return GetGprValue((OpCode >> 14) & 7);
  283. }
  284. private int GetGprValue(int Index)
  285. {
  286. return Index != 0 ? Gprs[Index] : 0;
  287. }
  288. private int FetchParam()
  289. {
  290. int Value;
  291. //If we don't have any parameters in the FIFO,
  292. //keep running the PFIFO engine until it writes the parameters.
  293. while (!Fifo.TryDequeue(out Value))
  294. {
  295. if (!PFifo.Step())
  296. {
  297. return 0;
  298. }
  299. }
  300. return Value;
  301. }
  302. private int Read(int Reg)
  303. {
  304. return Engine.Registers[Reg];
  305. }
  306. private void Send(NvGpuVmm Vmm, int Value)
  307. {
  308. NvGpuPBEntry PBEntry = new NvGpuPBEntry(MethAddr, 0, Value);
  309. Engine.CallMethod(Vmm, PBEntry);
  310. MethAddr += MethIncr;
  311. }
  312. }
  313. }