Inicio Explorar Axuda
Rexistro Iniciar sesión
alancnet
/
ryujinx
1
0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Árbore: b663cd22c8
Ramas Etiquetas
ryujinx
/
Ryujinx.Tests
/
Cpu
gdkchan f77694e4f7 Implement a new physical memory manager and replace DeviceMemory (#856) %!s(int64=6) %!d(string=hai) anos
..
CpuTest.cs f77694e4f7 Implement a new physical memory manager and replace DeviceMemory (#856) %!s(int64=6) %!d(string=hai) anos
CpuTest32.cs f77694e4f7 Implement a new physical memory manager and replace DeviceMemory (#856) %!s(int64=6) %!d(string=hai) anos
CpuTestAlu.cs d87c5375f1 Implement a custom value generator for the Tests of the CLS and CLZ instructions (Base: 32, 64 bits. Simd: 8, 16, 32 bits). (#696) %!s(int64=6) %!d(string=hai) anos
CpuTestAlu32.cs fb0939f9b6 Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954) %!s(int64=6) %!d(string=hai) anos
CpuTestAluBinary.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestAluImm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestAluRs.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestAluRs32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) %!s(int64=6) %!d(string=hai) anos
CpuTestAluRx.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestBf32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) %!s(int64=6) %!d(string=hai) anos
CpuTestBfm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestCcmpImm.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestCcmpReg.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestCsel.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestMisc.cs e4ee61d6c3 Improve V128 (#1097) %!s(int64=6) %!d(string=hai) anos
CpuTestMov.cs d87c5375f1 Implement a custom value generator for the Tests of the CLS and CLZ instructions (Base: 32, 64 bits. Simd: 8, 16, 32 bits). (#696) %!s(int64=6) %!d(string=hai) anos
CpuTestMul.cs 1e7ea76f14 Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489) %!s(int64=7) %!d(string=hai) anos
CpuTestMul32.cs fb0939f9b6 Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954) %!s(int64=6) %!d(string=hai) anos
CpuTestSimd.cs 1de16f7653 Add Fcvtas_S/V & Fcvtau_S/V. (#1018) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdCrypto.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdCrypto32.cs dd433c1296 Implement AESMC, AESIMC, AESE, AESD and VEOR AArch32 instructions (#982) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdCvt.cs 0915731a9d Implemented fast paths for: (#846) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdExt.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdFcond.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdFmov.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdImm.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdIns.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdLogical32.cs dd433c1296 Implement AESMC, AESIMC, AESE, AESD and VEOR AArch32 instructions (#982) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdMemory32.cs b1b6f294f2 Add most of the A32 instruction set to ARMeilleure (#897) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdMov32.cs 89ccec197e Implement VMOVL and VORR.I32 AArch32 SIMD instructions (#960) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdReg.cs b8ee5b15ab Implement FACGE and FACGT (Scalar and Vector) AArch64 SIMD instructions (#956) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdReg32.cs c26f3774bd Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdRegElem.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdRegElem32.cs c26f3774bd Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdRegElemF.cs a731ab3a2a Add a new JIT compiler for CPU code (#693) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdShImm.cs 0915731a9d Implemented fast paths for: (#846) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdShImm32.cs c26f3774bd Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977) %!s(int64=6) %!d(string=hai) anos
CpuTestSimdTbl.cs 16869402bf Add Tbx Inst. (fast & slow paths), with Tests. (#782) %!s(int64=6) %!d(string=hai) anos
CpuTestSystem.cs 7c111a3567 Add Mrs & Msr (Nzcv) Inst., with Tests. (#819) %!s(int64=6) %!d(string=hai) anos