| .. |
|
CryptoHelper.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
Inst.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
InstEmit32Helper.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
InstEmitAlu.cs
|
948a758270
Optimize CMN/ADDS to do a single comparision like CMP/SUBS (#576)
|
7 anni fa |
|
InstEmitAlu32.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
InstEmitAluHelper.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
InstEmitBfm.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitCcmp.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
InstEmitCsel.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitException.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
InstEmitFlow.cs
|
a694420d11
Implement speculative translation on the CPU (#515)
|
7 anni fa |
|
InstEmitFlow32.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
InstEmitFlowHelper.cs
|
a694420d11
Implement speculative translation on the CPU (#515)
|
7 anni fa |
|
InstEmitHash.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitMemory.cs
|
36e8e074c9
Misc. CPU improvements (#519)
|
7 anni fa |
|
InstEmitMemory32.cs
|
c1bdf19061
Implement some ARM32 memory instructions and CMP (#565)
|
7 anni fa |
|
InstEmitMemoryEx.cs
|
932224f051
ARM exclusive monitor and multicore fixes (#589)
|
7 anni fa |
|
InstEmitMemoryHelper.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitMove.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitMul.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitSimdArithmetic.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
InstEmitSimdCmp.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
InstEmitSimdCrypto.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitSimdCvt.cs
|
9679896b94
Implement fixed-point variant of the UCVTF and SCVTF instructions (#578)
|
7 anni fa |
|
InstEmitSimdHash.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitSimdHelper.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
InstEmitSimdLogical.cs
|
ad00fd0244
Fix Sshl_V; Add S/Uqrshl_V, S/Uqshl_V, S/Urshl_V; Add Tests. (#516)
|
7 anni fa |
|
InstEmitSimdMemory.cs
|
36b9ab0e48
Add ARM32 support on the translator (#561)
|
7 anni fa |
|
InstEmitSimdMove.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
InstEmitSimdShift.cs
|
0f5b6dfbe8
Fix Frecpe_S/V and Frsqrte_S/V (full FP emu.). Add Sse Opt. & SoftFloat Impl. for Fcmeq/ge/gt/le/lt_S/V (Reg & Zero), Faddp_S/V, Fmaxp_V, Fminp_V Inst.; add Sse Opt. for Shll_V, S/Ushll_V Inst.; improve Sse Opt. for Xtn_V Inst.. Add Tests. (#543)
|
7 anni fa |
|
InstEmitSystem.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
InstEmitter.cs
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 anni fa |
|
SoftFallback.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
SoftFloat.cs
|
8f7fcede7f
Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tests. Add Sse Opt. for Trn1/2_V and Uzp1/2_V Inst. Nits. (#566)
|
7 anni fa |
|
VectorHelper.cs
|
e603b7afbc
Add Sse Opt. for S/Umax_V, S/Umin_V, S/Uaddw_V, S/Usubw_V, Fabs_S/V, Fneg_S/V Inst.; for Fcvtl_V, Fcvtn_V Inst.; and for Fcmp_S Inst.. Add/Improve other Sse Opt.. Add Tests. (#496)
|
7 anni fa |
gdkchan