| 12345678910111213141516171819202122232425262728 |
- using ARMeilleure.State;
- namespace ARMeilleure.Decoders
- {
- class OpCodeT16MemSp : OpCodeT16, IOpCode32Mem
- {
- public int Rt { get; }
- public int Rn => RegisterAlias.Aarch32Sp;
- public bool WBack => false;
- public bool IsLoad { get; }
- public bool Index => true;
- public bool Add => true;
- public int Immediate { get; }
- public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCodeT16MemSp(inst, address, opCode);
- public OpCodeT16MemSp(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
- {
- Rt = (opCode >> 8) & 7;
- IsLoad = ((opCode >> 11) & 1) != 0;
- Immediate = ((opCode >> 0) & 0xff) << 2;
- }
- }
- }
|