| .. |
|
Assembler.cs
|
f0824fde9f
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
|
4 лет назад |
|
AssemblerTable.cs
|
6dfb6ccf8c
PreAllocator: Check if instruction supports a Vex prefix in IsVexSameOperandDestSrc1 (#3587)
|
3 лет назад |
|
CallConvName.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 лет назад |
|
CallingConvention.cs
|
951700fdd8
Removed unused usings. (#3593)
|
3 лет назад |
|
CodeGenCommon.cs
|
61d79facd1
Optimize x64 loads and stores using complex addressing modes (#972)
|
6 лет назад |
|
CodeGenContext.cs
|
ecc64c934d
Add `Operand.Label` support to `Assembler` (#2680)
|
4 лет назад |
|
CodeGenerator.cs
|
f0824fde9f
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
|
4 лет назад |
|
HardwareCapabilities.cs
|
0679084f11
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Now HardwareCapabilities uses CpuId. (#1650)
|
5 лет назад |
|
IntrinsicInfo.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 лет назад |
|
IntrinsicTable.cs
|
c3e0c41da3
CPU (A64): Add Fmaxnmp & Fminnmp Scalar Inst.s, Fast & Slow Paths; with Tests. (#1894)
|
5 лет назад |
|
IntrinsicType.cs
|
567ea726e1
Add support for guest Fz (Fpcr) mode through host Ftz and Daz (Mxcsr) modes (fast paths). (#1630)
|
5 лет назад |
|
PreAllocator.cs
|
6dfb6ccf8c
PreAllocator: Check if instruction supports a Vex prefix in IsVexSameOperandDestSrc1 (#3587)
|
3 лет назад |
|
X86Condition.cs
|
ee22517d92
Improve branch operations (#1442)
|
5 лет назад |
|
X86Instruction.cs
|
8a33e884f8
Fix Vnmls_S fast path (F64: losing input d value). Fix Vnmla_S & Vnmls_S slow paths (using fused inst.s). Fix Vfma_V slow path not using StandardFPSCRValue(). (#1775)
|
5 лет назад |
|
X86Optimizer.cs
|
c3c3914ed3
Add a limit on the number of uses a constant may have (#3097)
|
4 лет назад |
|
X86Register.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 лет назад |
Nicholas Rodine
951700fdd8
Removed unused usings. (#3593)