| .. |
|
CryptoHelper.cs
|
9ca040c0ff
Use ReadOnlySpan<byte> compiler optimization for static data (#3130)
|
há 4 anos atrás |
|
InstEmitAlu.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitAlu32.cs
|
7b35ebc64a
T32: Implement ALU (shifted register) instructions (#3135)
|
há 4 anos atrás |
|
InstEmitAluHelper.cs
|
b97ff4da5e
A32: Fix ALU immediate instructions (#3179)
|
há 4 anos atrás |
|
InstEmitBfm.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitCcmp.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitCsel.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitDiv.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitException.cs
|
497199bb50
Decoder: Exit on trapping instructions, and resume execution at trapping instruction (#3153)
|
há 4 anos atrás |
|
InstEmitException32.cs
|
951700fdd8
Removed unused usings. (#3593)
|
há 3 anos atrás |
|
InstEmitFlow.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitFlow32.cs
|
eba682b767
Implement some 32-bit Thumb instructions (#3614)
|
há 3 anos atrás |
|
InstEmitFlowHelper.cs
|
bd215e447d
Fix return type mismatch on 32-bit titles (#3000)
|
há 4 anos atrás |
|
InstEmitHash.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
há 5 anos atrás |
|
InstEmitHash32.cs
|
d7044b10a2
Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328)
|
há 5 anos atrás |
|
InstEmitHashHelper.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitHelper.cs
|
bd9ac0fdaa
T32: Implement B, B.cond, BL, BLX (#3155)
|
há 4 anos atrás |
|
InstEmitMemory.cs
|
bd215e447d
Fix return type mismatch on 32-bit titles (#3000)
|
há 4 anos atrás |
|
InstEmitMemory32.cs
|
98e05ee4b7
ARMeilleure: Thumb support (All T16 instructions) (#3105)
|
há 4 anos atrás |
|
InstEmitMemoryEx.cs
|
df70442c46
InstEmitMemoryEx: Barrier after write on ordered store (#3193)
|
há 4 anos atrás |
|
InstEmitMemoryEx32.cs
|
df70442c46
InstEmitMemoryEx: Barrier after write on ordered store (#3193)
|
há 4 anos atrás |
|
InstEmitMemoryExHelper.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitMemoryHelper.cs
|
eba682b767
Implement some 32-bit Thumb instructions (#3614)
|
há 3 anos atrás |
|
InstEmitMove.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitMul.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
há 6 anos atrás |
|
InstEmitMul32.cs
|
98e05ee4b7
ARMeilleure: Thumb support (All T16 instructions) (#3105)
|
há 4 anos atrás |
|
InstEmitSimdArithmetic.cs
|
bd412afb9f
Fix small precision error on CPU reciprocal estimate instructions (#3061)
|
há 4 anos atrás |
|
InstEmitSimdArithmetic32.cs
|
951700fdd8
Removed unused usings. (#3593)
|
há 3 anos atrás |
|
InstEmitSimdCmp.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdCmp32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdCrypto.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
há 5 anos atrás |
|
InstEmitSimdCrypto32.cs
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
há 5 anos atrás |
|
InstEmitSimdCvt.cs
|
f7ef6364b7
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
há 3 anos atrás |
|
InstEmitSimdCvt32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdHash.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
há 3 anos atrás |
|
InstEmitSimdHash32.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
há 3 anos atrás |
|
InstEmitSimdHashHelper.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
há 3 anos atrás |
|
InstEmitSimdHelper.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdHelper32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdLogical.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdLogical32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdMemory.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdMemory32.cs
|
e24949ca2c
Implement CSDB instruction (#2927)
|
há 4 anos atrás |
|
InstEmitSimdMove.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdMove32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdShift.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSimdShift32.cs
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
há 4 anos atrás |
|
InstEmitSystem.cs
|
0c87bf9ea4
Refactor CPU interface to allow the implementation of other CPU emulators (#3362)
|
há 3 anos atrás |
|
InstEmitSystem32.cs
|
2bb9b33da1
Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)
|
há 3 anos atrás |
|
InstName.cs
|
98e05ee4b7
ARMeilleure: Thumb support (All T16 instructions) (#3105)
|
há 4 anos atrás |
|
NativeInterface.cs
|
951700fdd8
Removed unused usings. (#3593)
|
há 3 anos atrás |
|
SoftFallback.cs
|
f5235fff29
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
há 3 anos atrás |
|
SoftFloat.cs
|
f7ef6364b7
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
há 3 anos atrás |
merry