| .. |
|
Decoders
|
8a7d99cdea
Refactoring and optimization on CPU translation (#661)
|
7 years ago |
|
Events
|
5001f78b1d
Optimize address translation and write tracking on the MMU (#571)
|
7 years ago |
|
Instructions
|
ffbfbb5549
Add FCVT <Hd>, <Sn> and FCVT <Sd>, <Hn> Inst.; add Tests. (#692)
|
7 years ago |
|
IntermediateRepresentation
|
8a7d99cdea
Refactoring and optimization on CPU translation (#661)
|
7 years ago |
|
Memory
|
5001f78b1d
Optimize address translation and write tracking on the MMU (#571)
|
7 years ago |
|
State
|
8a7d99cdea
Refactoring and optimization on CPU translation (#661)
|
7 years ago |
|
Translation
|
8a7d99cdea
Refactoring and optimization on CPU translation (#661)
|
7 years ago |
|
ChocolArm64.csproj
|
a07086c280
Built in profiling (#567)
|
7 years ago |
|
CpuThread.cs
|
932224f051
ARM exclusive monitor and multicore fixes (#589)
|
7 years ago |
|
OpCodeTable.cs
|
ffbfbb5549
Add FCVT <Hd>, <Sn> and FCVT <Sd>, <Hn> Inst.; add Tests. (#692)
|
7 years ago |
|
Optimizations.cs
|
e21ebbf666
Misc. CPU optimizations (#575)
|
7 years ago |
LDj3SNuD
ffbfbb5549
Add FCVT <Hd>, <Sn> and FCVT <Sd>, <Hn> Inst.; add Tests. (#692)