InstEmitSimdCvt32.cs 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644
  1. using ARMeilleure.Decoders;
  2. using ARMeilleure.IntermediateRepresentation;
  3. using ARMeilleure.State;
  4. using ARMeilleure.Translation;
  5. using System;
  6. using System.Diagnostics;
  7. using System.Reflection;
  8. using static ARMeilleure.Instructions.InstEmitHelper;
  9. using static ARMeilleure.Instructions.InstEmitSimdHelper;
  10. using static ARMeilleure.Instructions.InstEmitSimdHelper32;
  11. using static ARMeilleure.IntermediateRepresentation.Operand.Factory;
  12. namespace ARMeilleure.Instructions
  13. {
  14. static partial class InstEmit32
  15. {
  16. private static int FlipVdBits(int vd, bool lowBit)
  17. {
  18. if (lowBit)
  19. {
  20. // Move the low bit to the top.
  21. return ((vd & 0x1) << 4) | (vd >> 1);
  22. }
  23. else
  24. {
  25. // Move the high bit to the bottom.
  26. return ((vd & 0xf) << 1) | (vd >> 4);
  27. }
  28. }
  29. private static Operand EmitSaturateFloatToInt(ArmEmitterContext context, Operand op1, bool unsigned)
  30. {
  31. MethodInfo info;
  32. if (op1.Type == OperandType.FP64)
  33. {
  34. info = unsigned
  35. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF64ToU32))
  36. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF64ToS32));
  37. }
  38. else
  39. {
  40. info = unsigned
  41. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF32ToU32))
  42. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF32ToS32));
  43. }
  44. return context.Call(info, op1);
  45. }
  46. public static void Vcvt_V(ArmEmitterContext context)
  47. {
  48. OpCode32Simd op = (OpCode32Simd)context.CurrOp;
  49. bool unsigned = (op.Opc & 1) != 0;
  50. bool toInteger = (op.Opc & 2) != 0;
  51. OperandType floatSize = (op.Size == 2) ? OperandType.FP32 : OperandType.FP64;
  52. if (toInteger)
  53. {
  54. if (Optimizations.UseSse41)
  55. {
  56. EmitSse41ConvertVector32(context, FPRoundingMode.TowardsZero, !unsigned);
  57. }
  58. else
  59. {
  60. EmitVectorUnaryOpF32(context, (op1) =>
  61. {
  62. return EmitSaturateFloatToInt(context, op1, unsigned);
  63. });
  64. }
  65. }
  66. else
  67. {
  68. if (Optimizations.UseSse2)
  69. {
  70. EmitVectorUnaryOpSimd32(context, (n) =>
  71. {
  72. if (unsigned)
  73. {
  74. Operand mask = X86GetAllElements(context, 0x47800000);
  75. Operand res = context.AddIntrinsic(Intrinsic.X86Psrld, n, Const(16));
  76. res = context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, res);
  77. res = context.AddIntrinsic(Intrinsic.X86Mulps, res, mask);
  78. Operand res2 = context.AddIntrinsic(Intrinsic.X86Pslld, n, Const(16));
  79. res2 = context.AddIntrinsic(Intrinsic.X86Psrld, res2, Const(16));
  80. res2 = context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, res2);
  81. return context.AddIntrinsic(Intrinsic.X86Addps, res, res2);
  82. }
  83. else
  84. {
  85. return context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, n);
  86. }
  87. });
  88. }
  89. else
  90. {
  91. if (unsigned)
  92. {
  93. EmitVectorUnaryOpZx32(context, (op1) => EmitFPConvert(context, op1, floatSize, false));
  94. }
  95. else
  96. {
  97. EmitVectorUnaryOpSx32(context, (op1) => EmitFPConvert(context, op1, floatSize, true));
  98. }
  99. }
  100. }
  101. }
  102. public static void Vcvt_FD(ArmEmitterContext context)
  103. {
  104. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  105. int vm = op.Vm;
  106. int vd;
  107. if (op.Size == 3)
  108. {
  109. vd = FlipVdBits(op.Vd, false);
  110. // Double to single.
  111. Operand fp = ExtractScalar(context, OperandType.FP64, vm);
  112. Operand res = context.ConvertToFP(OperandType.FP32, fp);
  113. InsertScalar(context, vd, res);
  114. }
  115. else
  116. {
  117. vd = FlipVdBits(op.Vd, true);
  118. // Single to double.
  119. Operand fp = ExtractScalar(context, OperandType.FP32, vm);
  120. Operand res = context.ConvertToFP(OperandType.FP64, fp);
  121. InsertScalar(context, vd, res);
  122. }
  123. }
  124. // VCVT (floating-point to integer, floating-point) | VCVT (integer to floating-point, floating-point).
  125. public static void Vcvt_FI(ArmEmitterContext context)
  126. {
  127. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp;
  128. bool toInteger = (op.Opc2 & 0b100) != 0;
  129. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  130. if (toInteger)
  131. {
  132. bool unsigned = (op.Opc2 & 1) == 0;
  133. bool roundWithFpscr = op.Opc != 1;
  134. if (!roundWithFpscr && Optimizations.UseSse41)
  135. {
  136. EmitSse41ConvertInt32(context, FPRoundingMode.TowardsZero, !unsigned);
  137. }
  138. else
  139. {
  140. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  141. // TODO: Fast Path.
  142. if (roundWithFpscr)
  143. {
  144. toConvert = EmitRoundByRMode(context, toConvert);
  145. }
  146. // Round towards zero.
  147. Operand asInteger = EmitSaturateFloatToInt(context, toConvert, unsigned);
  148. InsertScalar(context, op.Vd, asInteger);
  149. }
  150. }
  151. else
  152. {
  153. bool unsigned = op.Opc == 0;
  154. Operand toConvert = ExtractScalar(context, OperandType.I32, op.Vm);
  155. Operand asFloat = EmitFPConvert(context, toConvert, floatSize, !unsigned);
  156. InsertScalar(context, op.Vd, asFloat);
  157. }
  158. }
  159. private static Operand EmitRoundMathCall(ArmEmitterContext context, MidpointRounding roundMode, Operand n)
  160. {
  161. IOpCode32Simd op = (IOpCode32Simd)context.CurrOp;
  162. string name = nameof(Math.Round);
  163. MethodInfo info = (op.Size & 1) == 0
  164. ? typeof(MathF).GetMethod(name, new Type[] { typeof(float), typeof(MidpointRounding) })
  165. : typeof(Math). GetMethod(name, new Type[] { typeof(double), typeof(MidpointRounding) });
  166. return context.Call(info, n, Const((int)roundMode));
  167. }
  168. private static FPRoundingMode RMToRoundMode(int rm)
  169. {
  170. FPRoundingMode roundMode;
  171. switch (rm)
  172. {
  173. case 0b00:
  174. roundMode = FPRoundingMode.ToNearestAway;
  175. break;
  176. case 0b01:
  177. roundMode = FPRoundingMode.ToNearest;
  178. break;
  179. case 0b10:
  180. roundMode = FPRoundingMode.TowardsPlusInfinity;
  181. break;
  182. case 0b11:
  183. roundMode = FPRoundingMode.TowardsMinusInfinity;
  184. break;
  185. default:
  186. throw new ArgumentOutOfRangeException(nameof(rm));
  187. }
  188. return roundMode;
  189. }
  190. // VCVTA/M/N/P (floating-point).
  191. public static void Vcvt_RM(ArmEmitterContext context)
  192. {
  193. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp; // toInteger == true (opCode<18> == 1 => Opc2<2> == 1).
  194. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  195. bool unsigned = op.Opc == 0;
  196. int rm = op.Opc2 & 3;
  197. if (Optimizations.UseSse41)
  198. {
  199. EmitSse41ConvertInt32(context, RMToRoundMode(rm), !unsigned);
  200. }
  201. else
  202. {
  203. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  204. switch (rm)
  205. {
  206. case 0b00: // Away
  207. toConvert = EmitRoundMathCall(context, MidpointRounding.AwayFromZero, toConvert);
  208. break;
  209. case 0b01: // Nearest
  210. toConvert = EmitRoundMathCall(context, MidpointRounding.ToEven, toConvert);
  211. break;
  212. case 0b10: // Towards positive infinity
  213. toConvert = EmitUnaryMathCall(context, nameof(Math.Ceiling), toConvert);
  214. break;
  215. case 0b11: // Towards negative infinity
  216. toConvert = EmitUnaryMathCall(context, nameof(Math.Floor), toConvert);
  217. break;
  218. }
  219. Operand asInteger = EmitSaturateFloatToInt(context, toConvert, unsigned);
  220. InsertScalar(context, op.Vd, asInteger);
  221. }
  222. }
  223. // VRINTA/M/N/P (floating-point).
  224. public static void Vrint_RM(ArmEmitterContext context)
  225. {
  226. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  227. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  228. int rm = op.Opc2 & 3;
  229. if (Optimizations.UseSse41)
  230. {
  231. EmitScalarUnaryOpSimd32(context, (m) =>
  232. {
  233. FPRoundingMode roundMode = RMToRoundMode(rm);
  234. if (roundMode != FPRoundingMode.ToNearestAway)
  235. {
  236. Intrinsic inst = (op.Size & 1) == 0 ? Intrinsic.X86Roundss : Intrinsic.X86Roundsd;
  237. return context.AddIntrinsic(inst, m, Const(X86GetRoundControl(roundMode)));
  238. }
  239. else
  240. {
  241. return EmitSse41RoundToNearestWithTiesToAwayOpF(context, m, scalar: true);
  242. }
  243. });
  244. }
  245. else
  246. {
  247. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  248. switch (rm)
  249. {
  250. case 0b00: // Away
  251. toConvert = EmitRoundMathCall(context, MidpointRounding.AwayFromZero, toConvert);
  252. break;
  253. case 0b01: // Nearest
  254. toConvert = EmitRoundMathCall(context, MidpointRounding.ToEven, toConvert);
  255. break;
  256. case 0b10: // Towards positive infinity
  257. toConvert = EmitUnaryMathCall(context, nameof(Math.Ceiling), toConvert);
  258. break;
  259. case 0b11: // Towards negative infinity
  260. toConvert = EmitUnaryMathCall(context, nameof(Math.Floor), toConvert);
  261. break;
  262. }
  263. InsertScalar(context, op.Vd, toConvert);
  264. }
  265. }
  266. // VRINTA (vector).
  267. public static void Vrinta_V(ArmEmitterContext context)
  268. {
  269. if (Optimizations.UseSse41)
  270. {
  271. EmitVectorUnaryOpSimd32(context, (m) =>
  272. {
  273. return EmitSse41RoundToNearestWithTiesToAwayOpF(context, m, scalar: false);
  274. });
  275. }
  276. else
  277. {
  278. EmitVectorUnaryOpF32(context, (m) => EmitRoundMathCall(context, MidpointRounding.AwayFromZero, m));
  279. }
  280. }
  281. // VRINTM (vector).
  282. public static void Vrintm_V(ArmEmitterContext context)
  283. {
  284. if (Optimizations.UseSse2)
  285. {
  286. EmitVectorUnaryOpSimd32(context, (m) =>
  287. {
  288. return context.AddIntrinsic(Intrinsic.X86Roundps, m, Const(X86GetRoundControl(FPRoundingMode.TowardsMinusInfinity)));
  289. });
  290. }
  291. else
  292. {
  293. EmitVectorUnaryOpF32(context, (m) => EmitUnaryMathCall(context, nameof(Math.Floor), m));
  294. }
  295. }
  296. // VRINTN (vector).
  297. public static void Vrintn_V(ArmEmitterContext context)
  298. {
  299. if (Optimizations.UseSse2)
  300. {
  301. EmitVectorUnaryOpSimd32(context, (m) =>
  302. {
  303. return context.AddIntrinsic(Intrinsic.X86Roundps, m, Const(X86GetRoundControl(FPRoundingMode.ToNearest)));
  304. });
  305. }
  306. else
  307. {
  308. EmitVectorUnaryOpF32(context, (m) => EmitRoundMathCall(context, MidpointRounding.ToEven, m));
  309. }
  310. }
  311. // VRINTP (vector).
  312. public static void Vrintp_V(ArmEmitterContext context)
  313. {
  314. if (Optimizations.UseSse2)
  315. {
  316. EmitVectorUnaryOpSimd32(context, (m) =>
  317. {
  318. return context.AddIntrinsic(Intrinsic.X86Roundps, m, Const(X86GetRoundControl(FPRoundingMode.TowardsPlusInfinity)));
  319. });
  320. }
  321. else
  322. {
  323. EmitVectorUnaryOpF32(context, (m) => EmitUnaryMathCall(context, nameof(Math.Ceiling), m));
  324. }
  325. }
  326. // VRINTZ (floating-point).
  327. public static void Vrint_Z(ArmEmitterContext context)
  328. {
  329. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  330. if (Optimizations.UseSse2)
  331. {
  332. EmitScalarUnaryOpSimd32(context, (m) =>
  333. {
  334. Intrinsic inst = (op.Size & 1) == 0 ? Intrinsic.X86Roundss : Intrinsic.X86Roundsd;
  335. return context.AddIntrinsic(inst, m, Const(X86GetRoundControl(FPRoundingMode.TowardsZero)));
  336. });
  337. }
  338. else
  339. {
  340. EmitScalarUnaryOpF32(context, (op1) => EmitUnaryMathCall(context, nameof(Math.Truncate), op1));
  341. }
  342. }
  343. // VRINTX (floating-point).
  344. public static void Vrintx_S(ArmEmitterContext context)
  345. {
  346. EmitScalarUnaryOpF32(context, (op1) =>
  347. {
  348. return EmitRoundByRMode(context, op1);
  349. });
  350. }
  351. private static Operand EmitFPConvert(ArmEmitterContext context, Operand value, OperandType type, bool signed)
  352. {
  353. Debug.Assert(value.Type == OperandType.I32 || value.Type == OperandType.I64);
  354. if (signed)
  355. {
  356. return context.ConvertToFP(type, value);
  357. }
  358. else
  359. {
  360. return context.ConvertToFPUI(type, value);
  361. }
  362. }
  363. private static void EmitSse41ConvertInt32(ArmEmitterContext context, FPRoundingMode roundMode, bool signed)
  364. {
  365. // A port of the similar round function in InstEmitSimdCvt.
  366. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp;
  367. bool doubleSize = (op.Size & 1) != 0;
  368. int shift = doubleSize ? 1 : 2;
  369. Operand n = GetVecA32(op.Vm >> shift);
  370. n = EmitSwapScalar(context, n, op.Vm, doubleSize);
  371. if (!doubleSize)
  372. {
  373. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpss, n, n, Const((int)CmpCondition.OrderedQ));
  374. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  375. if (roundMode != FPRoundingMode.ToNearestAway)
  376. {
  377. nRes = context.AddIntrinsic(Intrinsic.X86Roundss, nRes, Const(X86GetRoundControl(roundMode)));
  378. }
  379. else
  380. {
  381. nRes = EmitSse41RoundToNearestWithTiesToAwayOpF(context, nRes, scalar: true);
  382. }
  383. Operand zero = context.VectorZero();
  384. Operand nCmp;
  385. Operand nIntOrLong2 = default;
  386. if (!signed)
  387. {
  388. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  389. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  390. }
  391. int fpMaxVal = 0x4F000000; // 2.14748365E9f (2147483648)
  392. Operand fpMaxValMask = X86GetScalar(context, fpMaxVal);
  393. Operand nIntOrLong = context.AddIntrinsicInt(Intrinsic.X86Cvtss2si, nRes);
  394. if (!signed)
  395. {
  396. nRes = context.AddIntrinsic(Intrinsic.X86Subss, nRes, fpMaxValMask);
  397. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  398. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  399. nIntOrLong2 = context.AddIntrinsicInt(Intrinsic.X86Cvtss2si, nRes);
  400. }
  401. nRes = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  402. Operand nInt = context.AddIntrinsicInt(Intrinsic.X86Cvtsi2si, nRes);
  403. Operand dRes;
  404. if (signed)
  405. {
  406. dRes = context.BitwiseExclusiveOr(nIntOrLong, nInt);
  407. }
  408. else
  409. {
  410. dRes = context.BitwiseExclusiveOr(nIntOrLong2, nInt);
  411. dRes = context.Add(dRes, nIntOrLong);
  412. }
  413. InsertScalar(context, op.Vd, dRes);
  414. }
  415. else
  416. {
  417. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpsd, n, n, Const((int)CmpCondition.OrderedQ));
  418. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  419. if (roundMode != FPRoundingMode.ToNearestAway)
  420. {
  421. nRes = context.AddIntrinsic(Intrinsic.X86Roundsd, nRes, Const(X86GetRoundControl(roundMode)));
  422. }
  423. else
  424. {
  425. nRes = EmitSse41RoundToNearestWithTiesToAwayOpF(context, nRes, scalar: true);
  426. }
  427. Operand zero = context.VectorZero();
  428. Operand nCmp;
  429. Operand nIntOrLong2 = default;
  430. if (!signed)
  431. {
  432. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  433. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  434. }
  435. long fpMaxVal = 0x41E0000000000000L; // 2147483648.0000000d (2147483648)
  436. Operand fpMaxValMask = X86GetScalar(context, fpMaxVal);
  437. Operand nIntOrLong = context.AddIntrinsicInt(Intrinsic.X86Cvtsd2si, nRes);
  438. if (!signed)
  439. {
  440. nRes = context.AddIntrinsic(Intrinsic.X86Subsd, nRes, fpMaxValMask);
  441. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  442. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  443. nIntOrLong2 = context.AddIntrinsicInt(Intrinsic.X86Cvtsd2si, nRes);
  444. }
  445. nRes = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  446. Operand nLong = context.AddIntrinsicLong(Intrinsic.X86Cvtsi2si, nRes);
  447. nLong = context.ConvertI64ToI32(nLong);
  448. Operand dRes;
  449. if (signed)
  450. {
  451. dRes = context.BitwiseExclusiveOr(nIntOrLong, nLong);
  452. }
  453. else
  454. {
  455. dRes = context.BitwiseExclusiveOr(nIntOrLong2, nLong);
  456. dRes = context.Add(dRes, nIntOrLong);
  457. }
  458. InsertScalar(context, op.Vd, dRes);
  459. }
  460. }
  461. private static void EmitSse41ConvertVector32(ArmEmitterContext context, FPRoundingMode roundMode, bool signed)
  462. {
  463. OpCode32Simd op = (OpCode32Simd)context.CurrOp;
  464. EmitVectorUnaryOpSimd32(context, (n) =>
  465. {
  466. int sizeF = op.Size & 1;
  467. if (sizeF == 0)
  468. {
  469. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpps, n, n, Const((int)CmpCondition.OrderedQ));
  470. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  471. nRes = context.AddIntrinsic(Intrinsic.X86Roundps, nRes, Const(X86GetRoundControl(roundMode)));
  472. Operand zero = context.VectorZero();
  473. Operand nCmp;
  474. if (!signed)
  475. {
  476. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  477. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  478. }
  479. Operand fpMaxValMask = X86GetAllElements(context, 0x4F000000); // 2.14748365E9f (2147483648)
  480. Operand nInt = context.AddIntrinsic(Intrinsic.X86Cvtps2dq, nRes);
  481. Operand nInt2 = default;
  482. if (!signed)
  483. {
  484. nRes = context.AddIntrinsic(Intrinsic.X86Subps, nRes, fpMaxValMask);
  485. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  486. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  487. nInt2 = context.AddIntrinsic(Intrinsic.X86Cvtps2dq, nRes);
  488. }
  489. nRes = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  490. if (signed)
  491. {
  492. return context.AddIntrinsic(Intrinsic.X86Pxor, nInt, nRes);
  493. }
  494. else
  495. {
  496. Operand dRes = context.AddIntrinsic(Intrinsic.X86Pxor, nInt2, nRes);
  497. return context.AddIntrinsic(Intrinsic.X86Paddd, dRes, nInt);
  498. }
  499. }
  500. else /* if (sizeF == 1) */
  501. {
  502. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmppd, n, n, Const((int)CmpCondition.OrderedQ));
  503. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  504. nRes = context.AddIntrinsic(Intrinsic.X86Roundpd, nRes, Const(X86GetRoundControl(roundMode)));
  505. Operand zero = context.VectorZero();
  506. Operand nCmp;
  507. if (!signed)
  508. {
  509. nCmp = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  510. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  511. }
  512. Operand fpMaxValMask = X86GetAllElements(context, 0x43E0000000000000L); // 9.2233720368547760E18d (9223372036854775808)
  513. Operand nLong = InstEmit.EmitSse2CvtDoubleToInt64OpF(context, nRes, false);
  514. Operand nLong2 = default;
  515. if (!signed)
  516. {
  517. nRes = context.AddIntrinsic(Intrinsic.X86Subpd, nRes, fpMaxValMask);
  518. nCmp = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  519. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  520. nLong2 = InstEmit.EmitSse2CvtDoubleToInt64OpF(context, nRes, false);
  521. }
  522. nRes = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  523. if (signed)
  524. {
  525. return context.AddIntrinsic(Intrinsic.X86Pxor, nLong, nRes);
  526. }
  527. else
  528. {
  529. Operand dRes = context.AddIntrinsic(Intrinsic.X86Pxor, nLong2, nRes);
  530. return context.AddIntrinsic(Intrinsic.X86Paddq, dRes, nLong);
  531. }
  532. }
  533. });
  534. }
  535. }
  536. }