| .. |
|
Aarch32Mode.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
ExceptionCallback.cs
|
0c87bf9ea4
Refactor CPU interface to allow the implementation of other CPU emulators (#3362)
|
3 years ago |
|
ExecutionContext.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
ExecutionMode.cs
|
dc0adb533d
PPTC & Pool Enhancements. (#1968)
|
5 years ago |
|
FPCR.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
FPException.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
FPRoundingMode.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
FPSCR.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
FPSR.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
FPState.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
FPType.cs
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 years ago |
|
ICounter.cs
|
0c87bf9ea4
Refactor CPU interface to allow the implementation of other CPU emulators (#3362)
|
3 years ago |
|
NativeContext.cs
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 years ago |
|
PState.cs
|
8e119a1e96
Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on both A32 and T32 (#3693)
|
3 years ago |
|
RegisterAlias.cs
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 years ago |
|
RegisterConsts.cs
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 years ago |
|
V128.cs
|
430ba6da65
CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (#1817)
|
5 years ago |
LDj3SNuD
814f75142e
Fpsr and Fpcr freed. (#3701)