CpuTestBfm.cs 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
  1. //#define Bfm
  2. using ChocolArm64.State;
  3. using NUnit.Framework;
  4. namespace Ryujinx.Tests.Cpu
  5. {
  6. using Tester;
  7. using Tester.Types;
  8. [Category("Bfm"), Ignore("Tested: second half of 2018.")]
  9. public sealed class CpuTestBfm : CpuTest
  10. {
  11. #if Bfm
  12. [SetUp]
  13. public void SetupTester()
  14. {
  15. AArch64.TakeReset(false);
  16. }
  17. [Test, Description("BFM <Xd>, <Xn>, #<immr>, #<imms>")]
  18. public void Bfm_64bit([Values(0u, 31u)] uint Rd,
  19. [Values(1u, 31u)] uint Rn,
  20. [Random(2)] ulong _Xd,
  21. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  22. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(2)] ulong Xn,
  23. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint immr,
  24. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint imms)
  25. {
  26. uint Opcode = 0xB3400000; // BFM X0, X0, #0, #0
  27. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  28. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  29. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  30. AThreadState ThreadState = SingleOpcode(Opcode, X0: _Xd, X1: Xn, X31: _X31);
  31. if (Rd != 31)
  32. {
  33. Bits Op = new Bits(Opcode);
  34. AArch64.X((int)Rd, new Bits(_Xd));
  35. AArch64.X((int)Rn, new Bits(Xn));
  36. Base.Bfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  37. ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
  38. Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
  39. }
  40. else
  41. {
  42. Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
  43. }
  44. CompareAgainstUnicorn();
  45. }
  46. [Test, Description("BFM <Wd>, <Wn>, #<immr>, #<imms>")]
  47. public void Bfm_32bit([Values(0u, 31u)] uint Rd,
  48. [Values(1u, 31u)] uint Rn,
  49. [Random(2)] uint _Wd,
  50. [Values(0x00000000u, 0x7FFFFFFFu,
  51. 0x80000000u, 0xFFFFFFFFu)] [Random(2)] uint Wn,
  52. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint immr,
  53. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint imms)
  54. {
  55. uint Opcode = 0x33000000; // BFM W0, W0, #0, #0
  56. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  57. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  58. uint _W31 = TestContext.CurrentContext.Random.NextUInt();
  59. AThreadState ThreadState = SingleOpcode(Opcode, X0: _Wd, X1: Wn, X31: _W31);
  60. if (Rd != 31)
  61. {
  62. Bits Op = new Bits(Opcode);
  63. AArch64.X((int)Rd, new Bits(_Wd));
  64. AArch64.X((int)Rn, new Bits(Wn));
  65. Base.Bfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  66. uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
  67. Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
  68. }
  69. else
  70. {
  71. Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
  72. }
  73. CompareAgainstUnicorn();
  74. }
  75. [Test, Description("SBFM <Xd>, <Xn>, #<immr>, #<imms>")]
  76. public void Sbfm_64bit([Values(0u, 31u)] uint Rd,
  77. [Values(1u, 31u)] uint Rn,
  78. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  79. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(2)] ulong Xn,
  80. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint immr,
  81. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint imms)
  82. {
  83. uint Opcode = 0x93400000; // SBFM X0, X0, #0, #0
  84. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  85. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  86. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  87. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
  88. if (Rd != 31)
  89. {
  90. Bits Op = new Bits(Opcode);
  91. AArch64.X((int)Rn, new Bits(Xn));
  92. Base.Sbfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  93. ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
  94. Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
  95. }
  96. else
  97. {
  98. Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
  99. }
  100. CompareAgainstUnicorn();
  101. }
  102. [Test, Description("SBFM <Wd>, <Wn>, #<immr>, #<imms>")]
  103. public void Sbfm_32bit([Values(0u, 31u)] uint Rd,
  104. [Values(1u, 31u)] uint Rn,
  105. [Values(0x00000000u, 0x7FFFFFFFu,
  106. 0x80000000u, 0xFFFFFFFFu)] [Random(2)] uint Wn,
  107. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint immr,
  108. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint imms)
  109. {
  110. uint Opcode = 0x13000000; // SBFM W0, W0, #0, #0
  111. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  112. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  113. uint _W31 = TestContext.CurrentContext.Random.NextUInt();
  114. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
  115. if (Rd != 31)
  116. {
  117. Bits Op = new Bits(Opcode);
  118. AArch64.X((int)Rn, new Bits(Wn));
  119. Base.Sbfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  120. uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
  121. Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
  122. }
  123. else
  124. {
  125. Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
  126. }
  127. CompareAgainstUnicorn();
  128. }
  129. [Test, Description("UBFM <Xd>, <Xn>, #<immr>, #<imms>")]
  130. public void Ubfm_64bit([Values(0u, 31u)] uint Rd,
  131. [Values(1u, 31u)] uint Rn,
  132. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  133. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(2)] ulong Xn,
  134. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint immr,
  135. [Values(0u, 31u, 32u, 63u)] [Random(0u, 63u, 2)] uint imms)
  136. {
  137. uint Opcode = 0xD3400000; // UBFM X0, X0, #0, #0
  138. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  139. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  140. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  141. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
  142. if (Rd != 31)
  143. {
  144. Bits Op = new Bits(Opcode);
  145. AArch64.X((int)Rn, new Bits(Xn));
  146. Base.Ubfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  147. ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
  148. Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
  149. }
  150. else
  151. {
  152. Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
  153. }
  154. CompareAgainstUnicorn();
  155. }
  156. [Test, Description("UBFM <Wd>, <Wn>, #<immr>, #<imms>")]
  157. public void Ubfm_32bit([Values(0u, 31u)] uint Rd,
  158. [Values(1u, 31u)] uint Rn,
  159. [Values(0x00000000u, 0x7FFFFFFFu,
  160. 0x80000000u, 0xFFFFFFFFu)] [Random(2)] uint Wn,
  161. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint immr,
  162. [Values(0u, 15u, 16u, 31u)] [Random(0u, 31u, 2)] uint imms)
  163. {
  164. uint Opcode = 0x53000000; // UBFM W0, W0, #0, #0
  165. Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
  166. Opcode |= ((immr & 63) << 16) | ((imms & 63) << 10);
  167. uint _W31 = TestContext.CurrentContext.Random.NextUInt();
  168. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
  169. if (Rd != 31)
  170. {
  171. Bits Op = new Bits(Opcode);
  172. AArch64.X((int)Rn, new Bits(Wn));
  173. Base.Ubfm(Op[31], Op[22], Op[21, 16], Op[15, 10], Op[9, 5], Op[4, 0]);
  174. uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
  175. Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
  176. }
  177. else
  178. {
  179. Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
  180. }
  181. CompareAgainstUnicorn();
  182. }
  183. #endif
  184. }
  185. }