| .. |
|
ACryptoHelper.cs
|
d021d5dfa9
Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)
|
7 лет назад |
|
AInst.cs
|
9670c096e4
Initial work to support AArch32 with a interpreter, plus nvmm stubs (not used for now)
|
8 лет назад |
|
AInstEmitAlu.cs
|
c99b2884e4
Remove broken adds/cmn with condition check optimization (#218)
|
7 лет назад |
|
AInstEmitAluHelper.cs
|
708761963e
Fix corner cases of ADCS and SBFM
|
8 лет назад |
|
AInstEmitBfm.cs
|
708761963e
Fix corner cases of ADCS and SBFM
|
8 лет назад |
|
AInstEmitCcmp.cs
|
62b827f474
Split main project into core,graphics and chocolarm4 subproject (#29)
|
8 лет назад |
|
AInstEmitCsel.cs
|
950011c90f
Added initial support for function names from symbol table on the cpu with tracing, fix wrong ImageEnd on executables with MOD0, fix issue on the CPU on input elimination for instruction with more than one register store
|
8 лет назад |
|
AInstEmitException.cs
|
65105c2a3b
Implement SvcGetThreadContext3
|
7 лет назад |
|
AInstEmitFlow.cs
|
bd9b1e2c6b
Stub a few services, add support for generating call stacks on the CPU
|
8 лет назад |
|
AInstEmitHash.cs
|
8f6387128a
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
|
7 лет назад |
|
AInstEmitMemory.cs
|
4731c7545d
Fix mistake on astc conversion, make some static methods that shouldn't be public private, remove old commmented out code
|
8 лет назад |
|
AInstEmitMemoryEx.cs
|
267af1f0f7
Fix load/store exclusive/atomic pairwise instructions (#337)
|
7 лет назад |
|
AInstEmitMemoryHelper.cs
|
c393cdf8e3
More flexible memory manager (#307)
|
7 лет назад |
|
AInstEmitMove.cs
|
62b827f474
Split main project into core,graphics and chocolarm4 subproject (#29)
|
8 лет назад |
|
AInstEmitMul.cs
|
62b827f474
Split main project into core,graphics and chocolarm4 subproject (#29)
|
8 лет назад |
|
AInstEmitSimdArithmetic.cs
|
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
|
7 лет назад |
|
AInstEmitSimdCmp.cs
|
55374ebba0
Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)
|
7 лет назад |
|
AInstEmitSimdCrypto.cs
|
d021d5dfa9
Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)
|
7 лет назад |
|
AInstEmitSimdCvt.cs
|
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
|
7 лет назад |
|
AInstEmitSimdHash.cs
|
34100051e4
Add SHA256H, SHA256H2, SHA256SU0, SHA256SU1 instructions; add 4 Tests (closed box). (#352)
|
7 лет назад |
|
AInstEmitSimdHelper.cs
|
55374ebba0
Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)
|
7 лет назад |
|
AInstEmitSimdLogical.cs
|
514218ab98
Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)
|
7 лет назад |
|
AInstEmitSimdMemory.cs
|
514218ab98
Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)
|
7 лет назад |
|
AInstEmitSimdMove.cs
|
fa5545aab8
Implement Ssubw_V and Usubw_V instructions. (#287)
|
7 лет назад |
|
AInstEmitSimdShift.cs
|
514218ab98
Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)
|
7 лет назад |
|
AInstEmitSystem.cs
|
2ed24af756
Add pl:u stub, use higher precision on CNTPCT_EL0 register tick count
|
8 лет назад |
|
AInstEmitter.cs
|
62b827f474
Split main project into core,graphics and chocolarm4 subproject (#29)
|
8 лет назад |
|
AInstInterpreter.cs
|
9670c096e4
Initial work to support AArch32 with a interpreter, plus nvmm stubs (not used for now)
|
8 лет назад |
|
ASoftFallback.cs
|
d021d5dfa9
Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)
|
7 лет назад |
|
ASoftFloat.cs
|
3cf1b6cf77
Fix silly copy/paste error on float variant of the FMINNM instruction
|
7 лет назад |
|
AVectorHelper.cs
|
55374ebba0
Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)
|
7 лет назад |
LDj3SNuD
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)