CpuTestSimdExt.cs 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. #define SimdExt
  2. using ARMeilleure.State;
  3. using NUnit.Framework;
  4. namespace Ryujinx.Tests.Cpu
  5. {
  6. [Category("SimdExt")]
  7. public sealed class CpuTestSimdExt : CpuTest
  8. {
  9. #if SimdExt
  10. #region "ValueSource"
  11. private static ulong[] _8B_()
  12. {
  13. return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
  14. 0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul };
  15. }
  16. #endregion
  17. private const int RndCnt = 2;
  18. private const int RndCntIndex = 2;
  19. [Test, Pairwise, Description("EXT <Vd>.8B, <Vn>.8B, <Vm>.8B, #<index>")]
  20. public void Ext_V_8B([Values(0u)] uint rd,
  21. [Values(1u, 0u)] uint rn,
  22. [Values(2u, 0u)] uint rm,
  23. [ValueSource("_8B_")] [Random(RndCnt)] ulong z,
  24. [ValueSource("_8B_")] [Random(RndCnt)] ulong a,
  25. [ValueSource("_8B_")] [Random(RndCnt)] ulong b,
  26. [Values(0u, 7u)] [Random(1u, 6u, RndCntIndex)] uint index)
  27. {
  28. uint imm4 = index & 0x7u;
  29. uint opcode = 0x2E000000; // EXT V0.8B, V0.8B, V0.8B, #0
  30. opcode |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
  31. opcode |= (imm4 << 11);
  32. V128 v0 = MakeVectorE0E1(z, z);
  33. V128 v1 = MakeVectorE0(a);
  34. V128 v2 = MakeVectorE0(b);
  35. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  36. CompareAgainstUnicorn();
  37. }
  38. [Test, Pairwise, Description("EXT <Vd>.16B, <Vn>.16B, <Vm>.16B, #<index>")]
  39. public void Ext_V_16B([Values(0u)] uint rd,
  40. [Values(1u, 0u)] uint rn,
  41. [Values(2u, 0u)] uint rm,
  42. [ValueSource("_8B_")] [Random(RndCnt)] ulong z,
  43. [ValueSource("_8B_")] [Random(RndCnt)] ulong a,
  44. [ValueSource("_8B_")] [Random(RndCnt)] ulong b,
  45. [Values(0u, 15u)] [Random(1u, 14u, RndCntIndex)] uint index)
  46. {
  47. uint imm4 = index & 0xFu;
  48. uint opcode = 0x6E000000; // EXT V0.16B, V0.16B, V0.16B, #0
  49. opcode |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
  50. opcode |= (imm4 << 11);
  51. V128 v0 = MakeVectorE0E1(z, z);
  52. V128 v1 = MakeVectorE0E1(a, a);
  53. V128 v2 = MakeVectorE0E1(b, b);
  54. SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
  55. CompareAgainstUnicorn();
  56. }
  57. #endif
  58. }
  59. }