InstEmitSimdCvt32.cs 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565
  1. using ARMeilleure.Decoders;
  2. using ARMeilleure.IntermediateRepresentation;
  3. using ARMeilleure.State;
  4. using ARMeilleure.Translation;
  5. using System;
  6. using System.Diagnostics;
  7. using System.Reflection;
  8. using static ARMeilleure.Instructions.InstEmitHelper;
  9. using static ARMeilleure.Instructions.InstEmitSimdHelper;
  10. using static ARMeilleure.Instructions.InstEmitSimdHelper32;
  11. using static ARMeilleure.IntermediateRepresentation.OperandHelper;
  12. namespace ARMeilleure.Instructions
  13. {
  14. static partial class InstEmit32
  15. {
  16. private static int FlipVdBits(int vd, bool lowBit)
  17. {
  18. if (lowBit)
  19. {
  20. // Move the low bit to the top.
  21. return ((vd & 0x1) << 4) | (vd >> 1);
  22. }
  23. else
  24. {
  25. // Move the high bit to the bottom.
  26. return ((vd & 0xf) << 1) | (vd >> 4);
  27. }
  28. }
  29. private static Operand EmitSaturateFloatToInt(ArmEmitterContext context, Operand op1, bool unsigned)
  30. {
  31. MethodInfo info;
  32. if (op1.Type == OperandType.FP64)
  33. {
  34. info = unsigned
  35. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF64ToU32))
  36. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF64ToS32));
  37. }
  38. else
  39. {
  40. info = unsigned
  41. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF32ToU32))
  42. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.SatF32ToS32));
  43. }
  44. return context.Call(info, op1);
  45. }
  46. public static void Vcvt_V(ArmEmitterContext context)
  47. {
  48. OpCode32Simd op = (OpCode32Simd)context.CurrOp;
  49. bool unsigned = (op.Opc & 1) != 0;
  50. bool toInteger = (op.Opc & 2) != 0;
  51. OperandType floatSize = (op.Size == 2) ? OperandType.FP32 : OperandType.FP64;
  52. if (toInteger)
  53. {
  54. if (Optimizations.UseSse41)
  55. {
  56. EmitSse41ConvertVector32(context, FPRoundingMode.TowardsZero, !unsigned);
  57. }
  58. else
  59. {
  60. EmitVectorUnaryOpF32(context, (op1) =>
  61. {
  62. return EmitSaturateFloatToInt(context, op1, unsigned);
  63. });
  64. }
  65. }
  66. else
  67. {
  68. if (Optimizations.UseSse2)
  69. {
  70. EmitVectorUnaryOpSimd32(context, (n) =>
  71. {
  72. if (unsigned)
  73. {
  74. Operand mask = X86GetAllElements(context, 0x47800000);
  75. Operand res = context.AddIntrinsic(Intrinsic.X86Psrld, n, Const(16));
  76. res = context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, res);
  77. res = context.AddIntrinsic(Intrinsic.X86Mulps, res, mask);
  78. Operand res2 = context.AddIntrinsic(Intrinsic.X86Pslld, n, Const(16));
  79. res2 = context.AddIntrinsic(Intrinsic.X86Psrld, res2, Const(16));
  80. res2 = context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, res2);
  81. return context.AddIntrinsic(Intrinsic.X86Addps, res, res2);
  82. }
  83. else
  84. {
  85. return context.AddIntrinsic(Intrinsic.X86Cvtdq2ps, n);
  86. }
  87. });
  88. }
  89. else
  90. {
  91. if (unsigned)
  92. {
  93. EmitVectorUnaryOpZx32(context, (op1) => EmitFPConvert(context, op1, floatSize, false));
  94. }
  95. else
  96. {
  97. EmitVectorUnaryOpSx32(context, (op1) => EmitFPConvert(context, op1, floatSize, true));
  98. }
  99. }
  100. }
  101. }
  102. public static void Vcvt_FD(ArmEmitterContext context)
  103. {
  104. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  105. int vm = op.Vm;
  106. int vd;
  107. if (op.Size == 3)
  108. {
  109. vd = FlipVdBits(op.Vd, false);
  110. // Double to single.
  111. Operand fp = ExtractScalar(context, OperandType.FP64, vm);
  112. Operand res = context.ConvertToFP(OperandType.FP32, fp);
  113. InsertScalar(context, vd, res);
  114. }
  115. else
  116. {
  117. vd = FlipVdBits(op.Vd, true);
  118. // Single to double.
  119. Operand fp = ExtractScalar(context, OperandType.FP32, vm);
  120. Operand res = context.ConvertToFP(OperandType.FP64, fp);
  121. InsertScalar(context, vd, res);
  122. }
  123. }
  124. // VCVT (floating-point to integer, floating-point) | VCVT (integer to floating-point, floating-point).
  125. public static void Vcvt_FI(ArmEmitterContext context)
  126. {
  127. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp;
  128. bool toInteger = (op.Opc2 & 0b100) != 0;
  129. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  130. if (toInteger)
  131. {
  132. bool unsigned = (op.Opc2 & 1) == 0;
  133. bool roundWithFpscr = op.Opc != 1;
  134. if (!roundWithFpscr && Optimizations.UseSse41)
  135. {
  136. EmitSse41ConvertInt32(context, FPRoundingMode.TowardsZero, !unsigned);
  137. }
  138. else
  139. {
  140. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  141. Operand asInteger;
  142. // TODO: Fast Path.
  143. if (roundWithFpscr)
  144. {
  145. MethodInfo info;
  146. if (floatSize == OperandType.FP64)
  147. {
  148. info = unsigned
  149. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.DoubleToUInt32))
  150. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.DoubleToInt32));
  151. }
  152. else
  153. {
  154. info = unsigned
  155. ? typeof(SoftFallback).GetMethod(nameof(SoftFallback.FloatToUInt32))
  156. : typeof(SoftFallback).GetMethod(nameof(SoftFallback.FloatToInt32));
  157. }
  158. asInteger = context.Call(info, toConvert);
  159. }
  160. else
  161. {
  162. // Round towards zero.
  163. asInteger = EmitSaturateFloatToInt(context, toConvert, unsigned);
  164. }
  165. InsertScalar(context, op.Vd, asInteger);
  166. }
  167. }
  168. else
  169. {
  170. bool unsigned = op.Opc == 0;
  171. Operand toConvert = ExtractScalar(context, OperandType.I32, op.Vm);
  172. Operand asFloat = EmitFPConvert(context, toConvert, floatSize, !unsigned);
  173. InsertScalar(context, op.Vd, asFloat);
  174. }
  175. }
  176. private static Operand EmitRoundMathCall(ArmEmitterContext context, MidpointRounding roundMode, Operand n)
  177. {
  178. IOpCode32Simd op = (IOpCode32Simd)context.CurrOp;
  179. string name = nameof(Math.Round);
  180. MethodInfo info = (op.Size & 1) == 0
  181. ? typeof(MathF).GetMethod(name, new Type[] { typeof(float), typeof(MidpointRounding) })
  182. : typeof(Math). GetMethod(name, new Type[] { typeof(double), typeof(MidpointRounding) });
  183. return context.Call(info, n, Const((int)roundMode));
  184. }
  185. private static FPRoundingMode RMToRoundMode(int rm)
  186. {
  187. FPRoundingMode roundMode;
  188. switch (rm)
  189. {
  190. case 0b01:
  191. roundMode = FPRoundingMode.ToNearest;
  192. break;
  193. case 0b10:
  194. roundMode = FPRoundingMode.TowardsPlusInfinity;
  195. break;
  196. case 0b11:
  197. roundMode = FPRoundingMode.TowardsMinusInfinity;
  198. break;
  199. default:
  200. throw new ArgumentOutOfRangeException(nameof(rm));
  201. }
  202. return roundMode;
  203. }
  204. // VCVTA/M/N/P (floating-point).
  205. public static void Vcvt_RM(ArmEmitterContext context)
  206. {
  207. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp; // toInteger == true (opCode<18> == 1 => Opc2<2> == 1).
  208. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  209. bool unsigned = op.Opc == 0;
  210. int rm = op.Opc2 & 3;
  211. if (Optimizations.UseSse41 && rm != 0b00)
  212. {
  213. EmitSse41ConvertInt32(context, RMToRoundMode(rm), !unsigned);
  214. }
  215. else
  216. {
  217. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  218. switch (rm)
  219. {
  220. case 0b00: // Away
  221. toConvert = EmitRoundMathCall(context, MidpointRounding.AwayFromZero, toConvert);
  222. break;
  223. case 0b01: // Nearest
  224. toConvert = EmitRoundMathCall(context, MidpointRounding.ToEven, toConvert);
  225. break;
  226. case 0b10: // Towards positive infinity
  227. toConvert = EmitUnaryMathCall(context, nameof(Math.Ceiling), toConvert);
  228. break;
  229. case 0b11: // Towards negative infinity
  230. toConvert = EmitUnaryMathCall(context, nameof(Math.Floor), toConvert);
  231. break;
  232. }
  233. Operand asInteger;
  234. asInteger = EmitSaturateFloatToInt(context, toConvert, unsigned);
  235. InsertScalar(context, op.Vd, asInteger);
  236. }
  237. }
  238. // VRINTA/M/N/P (floating-point).
  239. public static void Vrint_RM(ArmEmitterContext context)
  240. {
  241. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  242. OperandType floatSize = op.RegisterSize == RegisterSize.Int64 ? OperandType.FP64 : OperandType.FP32;
  243. int rm = op.Opc2 & 3;
  244. if (Optimizations.UseSse2 && rm != 0b00)
  245. {
  246. EmitScalarUnaryOpSimd32(context, (m) =>
  247. {
  248. Intrinsic inst = (op.Size & 1) == 0 ? Intrinsic.X86Roundss : Intrinsic.X86Roundsd;
  249. FPRoundingMode roundMode = RMToRoundMode(rm);
  250. return context.AddIntrinsic(inst, m, Const(X86GetRoundControl(roundMode)));
  251. });
  252. }
  253. else
  254. {
  255. Operand toConvert = ExtractScalar(context, floatSize, op.Vm);
  256. switch (rm)
  257. {
  258. case 0b00: // Away
  259. toConvert = EmitRoundMathCall(context, MidpointRounding.AwayFromZero, toConvert);
  260. break;
  261. case 0b01: // Nearest
  262. toConvert = EmitRoundMathCall(context, MidpointRounding.ToEven, toConvert);
  263. break;
  264. case 0b10: // Towards positive infinity
  265. toConvert = EmitUnaryMathCall(context, nameof(Math.Ceiling), toConvert);
  266. break;
  267. case 0b11: // Towards negative infinity
  268. toConvert = EmitUnaryMathCall(context, nameof(Math.Floor), toConvert);
  269. break;
  270. }
  271. InsertScalar(context, op.Vd, toConvert);
  272. }
  273. }
  274. // VRINTZ (floating-point).
  275. public static void Vrint_Z(ArmEmitterContext context)
  276. {
  277. OpCode32SimdS op = (OpCode32SimdS)context.CurrOp;
  278. if (Optimizations.UseSse2)
  279. {
  280. EmitScalarUnaryOpSimd32(context, (m) =>
  281. {
  282. Intrinsic inst = (op.Size & 1) == 0 ? Intrinsic.X86Roundss : Intrinsic.X86Roundsd;
  283. return context.AddIntrinsic(inst, m, Const(X86GetRoundControl(FPRoundingMode.TowardsZero)));
  284. });
  285. }
  286. else
  287. {
  288. EmitScalarUnaryOpF32(context, (op1) => EmitUnaryMathCall(context, nameof(Math.Truncate), op1));
  289. }
  290. }
  291. private static Operand EmitFPConvert(ArmEmitterContext context, Operand value, OperandType type, bool signed)
  292. {
  293. Debug.Assert(value.Type == OperandType.I32 || value.Type == OperandType.I64);
  294. if (signed)
  295. {
  296. return context.ConvertToFP(type, value);
  297. }
  298. else
  299. {
  300. return context.ConvertToFPUI(type, value);
  301. }
  302. }
  303. private static void EmitSse41ConvertInt32(ArmEmitterContext context, FPRoundingMode roundMode, bool signed)
  304. {
  305. // A port of the similar round function in InstEmitSimdCvt.
  306. OpCode32SimdCvtFI op = (OpCode32SimdCvtFI)context.CurrOp;
  307. bool doubleSize = (op.Size & 1) != 0;
  308. int shift = doubleSize ? 1 : 2;
  309. Operand n = GetVecA32(op.Vm >> shift);
  310. n = EmitSwapScalar(context, n, op.Vm, doubleSize);
  311. if (!doubleSize)
  312. {
  313. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpss, n, n, Const((int)CmpCondition.OrderedQ));
  314. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  315. nRes = context.AddIntrinsic(Intrinsic.X86Roundss, nRes, Const(X86GetRoundControl(roundMode)));
  316. Operand zero = context.VectorZero();
  317. Operand nCmp;
  318. Operand nIntOrLong2 = null;
  319. if (!signed)
  320. {
  321. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  322. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  323. }
  324. int fpMaxVal = 0x4F000000; // 2.14748365E9f (2147483648)
  325. Operand fpMaxValMask = X86GetScalar(context, fpMaxVal);
  326. Operand nIntOrLong = context.AddIntrinsicInt(Intrinsic.X86Cvtss2si, nRes);
  327. if (!signed)
  328. {
  329. nRes = context.AddIntrinsic(Intrinsic.X86Subss, nRes, fpMaxValMask);
  330. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  331. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  332. nIntOrLong2 = context.AddIntrinsicInt(Intrinsic.X86Cvtss2si, nRes);
  333. }
  334. nRes = context.AddIntrinsic(Intrinsic.X86Cmpss, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  335. Operand nInt = context.AddIntrinsicInt(Intrinsic.X86Cvtsi2si, nRes);
  336. Operand dRes;
  337. if (signed)
  338. {
  339. dRes = context.BitwiseExclusiveOr(nIntOrLong, nInt);
  340. }
  341. else
  342. {
  343. dRes = context.BitwiseExclusiveOr(nIntOrLong2, nInt);
  344. dRes = context.Add(dRes, nIntOrLong);
  345. }
  346. InsertScalar(context, op.Vd, dRes);
  347. }
  348. else
  349. {
  350. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpsd, n, n, Const((int)CmpCondition.OrderedQ));
  351. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  352. nRes = context.AddIntrinsic(Intrinsic.X86Roundsd, nRes, Const(X86GetRoundControl(roundMode)));
  353. Operand zero = context.VectorZero();
  354. Operand nCmp;
  355. Operand nIntOrLong2 = null;
  356. if (!signed)
  357. {
  358. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  359. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  360. }
  361. long fpMaxVal = 0x41E0000000000000L; // 2147483648.0000000d (2147483648)
  362. Operand fpMaxValMask = X86GetScalar(context, fpMaxVal);
  363. Operand nIntOrLong = context.AddIntrinsicInt(Intrinsic.X86Cvtsd2si, nRes);
  364. if (!signed)
  365. {
  366. nRes = context.AddIntrinsic(Intrinsic.X86Subsd, nRes, fpMaxValMask);
  367. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  368. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  369. nIntOrLong2 = context.AddIntrinsicInt(Intrinsic.X86Cvtsd2si, nRes);
  370. }
  371. nRes = context.AddIntrinsic(Intrinsic.X86Cmpsd, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  372. Operand nLong = context.AddIntrinsicLong(Intrinsic.X86Cvtsi2si, nRes);
  373. nLong = context.ConvertI64ToI32(nLong);
  374. Operand dRes;
  375. if (signed)
  376. {
  377. dRes = context.BitwiseExclusiveOr(nIntOrLong, nLong);
  378. }
  379. else
  380. {
  381. dRes = context.BitwiseExclusiveOr(nIntOrLong2, nLong);
  382. dRes = context.Add(dRes, nIntOrLong);
  383. }
  384. InsertScalar(context, op.Vd, dRes);
  385. }
  386. }
  387. private static void EmitSse41ConvertVector32(ArmEmitterContext context, FPRoundingMode roundMode, bool signed)
  388. {
  389. OpCode32Simd op = (OpCode32Simd)context.CurrOp;
  390. EmitVectorUnaryOpSimd32(context, (n) =>
  391. {
  392. int sizeF = op.Size & 1;
  393. if (sizeF == 0)
  394. {
  395. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmpps, n, n, Const((int)CmpCondition.OrderedQ));
  396. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  397. nRes = context.AddIntrinsic(Intrinsic.X86Roundps, nRes, Const(X86GetRoundControl(roundMode)));
  398. Operand zero = context.VectorZero();
  399. Operand nCmp;
  400. if (!signed)
  401. {
  402. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  403. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  404. }
  405. Operand fpMaxValMask = X86GetAllElements(context, 0x4F000000); // 2.14748365E9f (2147483648)
  406. Operand nInt = context.AddIntrinsic(Intrinsic.X86Cvtps2dq, nRes);
  407. Operand nInt2 = null;
  408. if (!signed)
  409. {
  410. nRes = context.AddIntrinsic(Intrinsic.X86Subps, nRes, fpMaxValMask);
  411. nCmp = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  412. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  413. nInt2 = context.AddIntrinsic(Intrinsic.X86Cvtps2dq, nRes);
  414. }
  415. nRes = context.AddIntrinsic(Intrinsic.X86Cmpps, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  416. if (signed)
  417. {
  418. return context.AddIntrinsic(Intrinsic.X86Pxor, nInt, nRes);
  419. }
  420. else
  421. {
  422. Operand dRes = context.AddIntrinsic(Intrinsic.X86Pxor, nInt2, nRes);
  423. return context.AddIntrinsic(Intrinsic.X86Paddd, dRes, nInt);
  424. }
  425. }
  426. else /* if (sizeF == 1) */
  427. {
  428. Operand nRes = context.AddIntrinsic(Intrinsic.X86Cmppd, n, n, Const((int)CmpCondition.OrderedQ));
  429. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, n);
  430. nRes = context.AddIntrinsic(Intrinsic.X86Roundpd, nRes, Const(X86GetRoundControl(roundMode)));
  431. Operand zero = context.VectorZero();
  432. Operand nCmp;
  433. if (!signed)
  434. {
  435. nCmp = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  436. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  437. }
  438. Operand fpMaxValMask = X86GetAllElements(context, 0x43E0000000000000L); // 9.2233720368547760E18d (9223372036854775808)
  439. Operand nLong = InstEmit.EmitSse2CvtDoubleToInt64OpF(context, nRes, false);
  440. Operand nLong2 = null;
  441. if (!signed)
  442. {
  443. nRes = context.AddIntrinsic(Intrinsic.X86Subpd, nRes, fpMaxValMask);
  444. nCmp = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, zero, Const((int)CmpCondition.NotLessThanOrEqual));
  445. nRes = context.AddIntrinsic(Intrinsic.X86Pand, nRes, nCmp);
  446. nLong2 = InstEmit.EmitSse2CvtDoubleToInt64OpF(context, nRes, false);
  447. }
  448. nRes = context.AddIntrinsic(Intrinsic.X86Cmppd, nRes, fpMaxValMask, Const((int)CmpCondition.NotLessThan));
  449. if (signed)
  450. {
  451. return context.AddIntrinsic(Intrinsic.X86Pxor, nLong, nRes);
  452. }
  453. else
  454. {
  455. Operand dRes = context.AddIntrinsic(Intrinsic.X86Pxor, nLong2, nRes);
  456. return context.AddIntrinsic(Intrinsic.X86Paddq, dRes, nLong);
  457. }
  458. }
  459. });
  460. }
  461. }
  462. }