| .. |
|
CodeGen
|
6dfb6ccf8c
PreAllocator: Check if instruction supports a Vex prefix in IsVexSameOperandDestSrc1 (#3587)
|
%!s(int64=3) %!d(string=hai) anos |
|
Common
|
69093cf2d6
Optimize LSRA (#2563)
|
%!s(int64=4) %!d(string=hai) anos |
|
Decoders
|
2bb9b33da1
Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)
|
%!s(int64=3) %!d(string=hai) anos |
|
Diagnostics
|
fbf40424f4
Add an early `TailMerge` pass (#2721)
|
%!s(int64=4) %!d(string=hai) anos |
|
Instructions
|
2bb9b33da1
Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)
|
%!s(int64=3) %!d(string=hai) anos |
|
IntermediateRepresentation
|
633c5ec330
Extend uses count from ushort to uint on Operand Data structure (#3374)
|
%!s(int64=4) %!d(string=hai) anos |
|
Memory
|
d92fff541b
Replace CacheResourceWrite with more general "precise" write (#2684)
|
%!s(int64=4) %!d(string=hai) anos |
|
Signal
|
14ce9e1567
Move partial unmap handler to the native signal handler (#3437)
|
%!s(int64=3) %!d(string=hai) anos |
|
State
|
0c87bf9ea4
Refactor CPU interface to allow the implementation of other CPU emulators (#3362)
|
%!s(int64=4) %!d(string=hai) anos |
|
Translation
|
f7ef6364b7
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
%!s(int64=3) %!d(string=hai) anos |
|
ARMeilleure.csproj
|
00c69f2098
Remove usage of Mono.Posix.NETStandard accross all projects (#2906)
|
%!s(int64=4) %!d(string=hai) anos |
|
Allocators.cs
|
69093cf2d6
Optimize LSRA (#2563)
|
%!s(int64=4) %!d(string=hai) anos |
|
Optimizations.cs
|
9d7627af64
Add multi-level function table (#2228)
|
%!s(int64=5) %!d(string=hai) anos |
|
Statistics.cs
|
4738113f29
Suppress warnings from fields never used or never assigned (CS0169 and CS0649) (#919)
|
%!s(int64=6) %!d(string=hai) anos |
merry
6dfb6ccf8c
PreAllocator: Check if instruction supports a Vex prefix in IsVexSameOperandDestSrc1 (#3587)