AInstEmitSimdHelper.cs 42 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367
  1. using ChocolArm64.Decoder;
  2. using ChocolArm64.State;
  3. using ChocolArm64.Translation;
  4. using System;
  5. using System.Reflection;
  6. using System.Reflection.Emit;
  7. using System.Runtime.CompilerServices;
  8. using System.Runtime.Intrinsics;
  9. using System.Runtime.Intrinsics.X86;
  10. namespace ChocolArm64.Instruction
  11. {
  12. static class AInstEmitSimdHelper
  13. {
  14. [Flags]
  15. public enum OperFlags
  16. {
  17. Rd = 1 << 0,
  18. Rn = 1 << 1,
  19. Rm = 1 << 2,
  20. Ra = 1 << 3,
  21. RnRm = Rn | Rm,
  22. RdRn = Rd | Rn,
  23. RaRnRm = Ra | Rn | Rm,
  24. RdRnRm = Rd | Rn | Rm
  25. }
  26. public static int GetImmShl(AOpCodeSimdShImm Op)
  27. {
  28. return Op.Imm - (8 << Op.Size);
  29. }
  30. public static int GetImmShr(AOpCodeSimdShImm Op)
  31. {
  32. return (8 << (Op.Size + 1)) - Op.Imm;
  33. }
  34. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  35. public static void EmitSse2Call(AILEmitterCtx Context, string Name)
  36. {
  37. EmitSseCall(Context, Name, typeof(Sse2));
  38. }
  39. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  40. public static void EmitSse41Call(AILEmitterCtx Context, string Name)
  41. {
  42. EmitSseCall(Context, Name, typeof(Sse41));
  43. }
  44. [MethodImpl(MethodImplOptions.AggressiveInlining)]
  45. public static void EmitSse42Call(AILEmitterCtx Context, string Name)
  46. {
  47. EmitSseCall(Context, Name, typeof(Sse42));
  48. }
  49. private static void EmitSseCall(AILEmitterCtx Context, string Name, Type Type)
  50. {
  51. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  52. void Ldvec(int Reg)
  53. {
  54. Context.EmitLdvec(Reg);
  55. switch (Op.Size)
  56. {
  57. case 0: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSingleToSByte)); break;
  58. case 1: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSingleToInt16)); break;
  59. case 2: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSingleToInt32)); break;
  60. case 3: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSingleToInt64)); break;
  61. }
  62. }
  63. Ldvec(Op.Rn);
  64. Type BaseType = null;
  65. switch (Op.Size)
  66. {
  67. case 0: BaseType = typeof(Vector128<sbyte>); break;
  68. case 1: BaseType = typeof(Vector128<short>); break;
  69. case 2: BaseType = typeof(Vector128<int>); break;
  70. case 3: BaseType = typeof(Vector128<long>); break;
  71. }
  72. if (Op is AOpCodeSimdReg BinOp)
  73. {
  74. Ldvec(BinOp.Rm);
  75. Context.EmitCall(Type.GetMethod(Name, new Type[] { BaseType, BaseType }));
  76. }
  77. else
  78. {
  79. Context.EmitCall(Type.GetMethod(Name, new Type[] { BaseType }));
  80. }
  81. switch (Op.Size)
  82. {
  83. case 0: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSByteToSingle)); break;
  84. case 1: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInt16ToSingle)); break;
  85. case 2: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInt32ToSingle)); break;
  86. case 3: AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInt64ToSingle)); break;
  87. }
  88. Context.EmitStvec(Op.Rd);
  89. if (Op.RegisterSize == ARegisterSize.SIMD64)
  90. {
  91. EmitVectorZeroUpper(Context, Op.Rd);
  92. }
  93. }
  94. public static void EmitSseOrSse2CallF(AILEmitterCtx Context, string Name)
  95. {
  96. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  97. int SizeF = Op.Size & 1;
  98. void Ldvec(int Reg)
  99. {
  100. Context.EmitLdvec(Reg);
  101. if (SizeF == 1)
  102. {
  103. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorSingleToDouble));
  104. }
  105. }
  106. Ldvec(Op.Rn);
  107. Type Type;
  108. Type BaseType;
  109. if (SizeF == 0)
  110. {
  111. Type = typeof(Sse);
  112. BaseType = typeof(Vector128<float>);
  113. }
  114. else /* if (SizeF == 1) */
  115. {
  116. Type = typeof(Sse2);
  117. BaseType = typeof(Vector128<double>);
  118. }
  119. if (Op is AOpCodeSimdReg BinOp)
  120. {
  121. Ldvec(BinOp.Rm);
  122. Context.EmitCall(Type.GetMethod(Name, new Type[] { BaseType, BaseType }));
  123. }
  124. else
  125. {
  126. Context.EmitCall(Type.GetMethod(Name, new Type[] { BaseType }));
  127. }
  128. if (SizeF == 1)
  129. {
  130. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorDoubleToSingle));
  131. }
  132. Context.EmitStvec(Op.Rd);
  133. if (Op.RegisterSize == ARegisterSize.SIMD64)
  134. {
  135. EmitVectorZeroUpper(Context, Op.Rd);
  136. }
  137. }
  138. public static void EmitUnaryMathCall(AILEmitterCtx Context, string Name)
  139. {
  140. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  141. int SizeF = Op.Size & 1;
  142. MethodInfo MthdInfo;
  143. if (SizeF == 0)
  144. {
  145. MthdInfo = typeof(MathF).GetMethod(Name, new Type[] { typeof(float) });
  146. }
  147. else /* if (SizeF == 1) */
  148. {
  149. MthdInfo = typeof(Math).GetMethod(Name, new Type[] { typeof(double) });
  150. }
  151. Context.EmitCall(MthdInfo);
  152. }
  153. public static void EmitBinaryMathCall(AILEmitterCtx Context, string Name)
  154. {
  155. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  156. int SizeF = Op.Size & 1;
  157. MethodInfo MthdInfo;
  158. if (SizeF == 0)
  159. {
  160. MthdInfo = typeof(MathF).GetMethod(Name, new Type[] { typeof(float), typeof(float) });
  161. }
  162. else /* if (SizeF == 1) */
  163. {
  164. MthdInfo = typeof(Math).GetMethod(Name, new Type[] { typeof(double), typeof(double) });
  165. }
  166. Context.EmitCall(MthdInfo);
  167. }
  168. public static void EmitRoundMathCall(AILEmitterCtx Context, MidpointRounding RoundMode)
  169. {
  170. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  171. int SizeF = Op.Size & 1;
  172. Context.EmitLdc_I4((int)RoundMode);
  173. MethodInfo MthdInfo;
  174. Type[] Types = new Type[] { null, typeof(MidpointRounding) };
  175. Types[0] = SizeF == 0
  176. ? typeof(float)
  177. : typeof(double);
  178. if (SizeF == 0)
  179. {
  180. MthdInfo = typeof(MathF).GetMethod(nameof(MathF.Round), Types);
  181. }
  182. else /* if (SizeF == 1) */
  183. {
  184. MthdInfo = typeof(Math).GetMethod(nameof(Math.Round), Types);
  185. }
  186. Context.EmitCall(MthdInfo);
  187. }
  188. public static void EmitUnarySoftFloatCall(AILEmitterCtx Context, string Name)
  189. {
  190. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  191. int SizeF = Op.Size & 1;
  192. MethodInfo MthdInfo;
  193. if (SizeF == 0)
  194. {
  195. MthdInfo = typeof(ASoftFloat).GetMethod(Name, new Type[] { typeof(float) });
  196. }
  197. else /* if (SizeF == 1) */
  198. {
  199. MthdInfo = typeof(ASoftFloat).GetMethod(Name, new Type[] { typeof(double) });
  200. }
  201. Context.EmitCall(MthdInfo);
  202. }
  203. public static void EmitBinarySoftFloatCall(AILEmitterCtx Context, string Name)
  204. {
  205. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  206. int SizeF = Op.Size & 1;
  207. MethodInfo MthdInfo;
  208. if (SizeF == 0)
  209. {
  210. MthdInfo = typeof(ASoftFloat).GetMethod(Name, new Type[] { typeof(float), typeof(float) });
  211. }
  212. else /* if (SizeF == 1) */
  213. {
  214. MthdInfo = typeof(ASoftFloat).GetMethod(Name, new Type[] { typeof(double), typeof(double) });
  215. }
  216. Context.EmitCall(MthdInfo);
  217. }
  218. public static void EmitScalarBinaryOpByElemF(AILEmitterCtx Context, Action Emit)
  219. {
  220. AOpCodeSimdRegElemF Op = (AOpCodeSimdRegElemF)Context.CurrOp;
  221. EmitScalarOpByElemF(Context, Emit, Op.Index, Ternary: false);
  222. }
  223. public static void EmitScalarTernaryOpByElemF(AILEmitterCtx Context, Action Emit)
  224. {
  225. AOpCodeSimdRegElemF Op = (AOpCodeSimdRegElemF)Context.CurrOp;
  226. EmitScalarOpByElemF(Context, Emit, Op.Index, Ternary: true);
  227. }
  228. public static void EmitScalarOpByElemF(AILEmitterCtx Context, Action Emit, int Elem, bool Ternary)
  229. {
  230. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  231. int SizeF = Op.Size & 1;
  232. if (Ternary)
  233. {
  234. EmitVectorExtractF(Context, Op.Rd, 0, SizeF);
  235. }
  236. EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
  237. EmitVectorExtractF(Context, Op.Rm, Elem, SizeF);
  238. Emit();
  239. EmitScalarSetF(Context, Op.Rd, SizeF);
  240. }
  241. public static void EmitScalarUnaryOpSx(AILEmitterCtx Context, Action Emit)
  242. {
  243. EmitScalarOp(Context, Emit, OperFlags.Rn, true);
  244. }
  245. public static void EmitScalarBinaryOpSx(AILEmitterCtx Context, Action Emit)
  246. {
  247. EmitScalarOp(Context, Emit, OperFlags.RnRm, true);
  248. }
  249. public static void EmitScalarUnaryOpZx(AILEmitterCtx Context, Action Emit)
  250. {
  251. EmitScalarOp(Context, Emit, OperFlags.Rn, false);
  252. }
  253. public static void EmitScalarBinaryOpZx(AILEmitterCtx Context, Action Emit)
  254. {
  255. EmitScalarOp(Context, Emit, OperFlags.RnRm, false);
  256. }
  257. public static void EmitScalarTernaryOpZx(AILEmitterCtx Context, Action Emit)
  258. {
  259. EmitScalarOp(Context, Emit, OperFlags.RdRnRm, false);
  260. }
  261. public static void EmitScalarOp(AILEmitterCtx Context, Action Emit, OperFlags Opers, bool Signed)
  262. {
  263. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  264. bool Rd = (Opers & OperFlags.Rd) != 0;
  265. bool Rn = (Opers & OperFlags.Rn) != 0;
  266. bool Rm = (Opers & OperFlags.Rm) != 0;
  267. if (Rd)
  268. {
  269. EmitVectorExtract(Context, Op.Rd, 0, Op.Size, Signed);
  270. }
  271. if (Rn)
  272. {
  273. EmitVectorExtract(Context, Op.Rn, 0, Op.Size, Signed);
  274. }
  275. if (Rm)
  276. {
  277. EmitVectorExtract(Context, ((AOpCodeSimdReg)Op).Rm, 0, Op.Size, Signed);
  278. }
  279. Emit();
  280. EmitScalarSet(Context, Op.Rd, Op.Size);
  281. }
  282. public static void EmitScalarUnaryOpF(AILEmitterCtx Context, Action Emit)
  283. {
  284. EmitScalarOpF(Context, Emit, OperFlags.Rn);
  285. }
  286. public static void EmitScalarBinaryOpF(AILEmitterCtx Context, Action Emit)
  287. {
  288. EmitScalarOpF(Context, Emit, OperFlags.RnRm);
  289. }
  290. public static void EmitScalarTernaryRaOpF(AILEmitterCtx Context, Action Emit)
  291. {
  292. EmitScalarOpF(Context, Emit, OperFlags.RaRnRm);
  293. }
  294. public static void EmitScalarOpF(AILEmitterCtx Context, Action Emit, OperFlags Opers)
  295. {
  296. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  297. int SizeF = Op.Size & 1;
  298. bool Ra = (Opers & OperFlags.Ra) != 0;
  299. bool Rn = (Opers & OperFlags.Rn) != 0;
  300. bool Rm = (Opers & OperFlags.Rm) != 0;
  301. if (Ra)
  302. {
  303. EmitVectorExtractF(Context, ((AOpCodeSimdReg)Op).Ra, 0, SizeF);
  304. }
  305. if (Rn)
  306. {
  307. EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
  308. }
  309. if (Rm)
  310. {
  311. EmitVectorExtractF(Context, ((AOpCodeSimdReg)Op).Rm, 0, SizeF);
  312. }
  313. Emit();
  314. EmitScalarSetF(Context, Op.Rd, SizeF);
  315. }
  316. public static void EmitVectorUnaryOpF(AILEmitterCtx Context, Action Emit)
  317. {
  318. EmitVectorOpF(Context, Emit, OperFlags.Rn);
  319. }
  320. public static void EmitVectorBinaryOpF(AILEmitterCtx Context, Action Emit)
  321. {
  322. EmitVectorOpF(Context, Emit, OperFlags.RnRm);
  323. }
  324. public static void EmitVectorTernaryOpF(AILEmitterCtx Context, Action Emit)
  325. {
  326. EmitVectorOpF(Context, Emit, OperFlags.RdRnRm);
  327. }
  328. public static void EmitVectorOpF(AILEmitterCtx Context, Action Emit, OperFlags Opers)
  329. {
  330. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  331. int SizeF = Op.Size & 1;
  332. int Bytes = Op.GetBitsCount() >> 3;
  333. int Elems = Bytes >> SizeF + 2;
  334. bool Rd = (Opers & OperFlags.Rd) != 0;
  335. bool Rn = (Opers & OperFlags.Rn) != 0;
  336. bool Rm = (Opers & OperFlags.Rm) != 0;
  337. for (int Index = 0; Index < Elems; Index++)
  338. {
  339. if (Rd)
  340. {
  341. EmitVectorExtractF(Context, Op.Rd, Index, SizeF);
  342. }
  343. if (Rn)
  344. {
  345. EmitVectorExtractF(Context, Op.Rn, Index, SizeF);
  346. }
  347. if (Rm)
  348. {
  349. EmitVectorExtractF(Context, ((AOpCodeSimdReg)Op).Rm, Index, SizeF);
  350. }
  351. Emit();
  352. EmitVectorInsertF(Context, Op.Rd, Index, SizeF);
  353. }
  354. if (Op.RegisterSize == ARegisterSize.SIMD64)
  355. {
  356. EmitVectorZeroUpper(Context, Op.Rd);
  357. }
  358. }
  359. public static void EmitVectorBinaryOpByElemF(AILEmitterCtx Context, Action Emit)
  360. {
  361. AOpCodeSimdRegElemF Op = (AOpCodeSimdRegElemF)Context.CurrOp;
  362. EmitVectorOpByElemF(Context, Emit, Op.Index, Ternary: false);
  363. }
  364. public static void EmitVectorTernaryOpByElemF(AILEmitterCtx Context, Action Emit)
  365. {
  366. AOpCodeSimdRegElemF Op = (AOpCodeSimdRegElemF)Context.CurrOp;
  367. EmitVectorOpByElemF(Context, Emit, Op.Index, Ternary: true);
  368. }
  369. public static void EmitVectorOpByElemF(AILEmitterCtx Context, Action Emit, int Elem, bool Ternary)
  370. {
  371. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  372. int SizeF = Op.Size & 1;
  373. int Bytes = Op.GetBitsCount() >> 3;
  374. int Elems = Bytes >> SizeF + 2;
  375. for (int Index = 0; Index < Elems; Index++)
  376. {
  377. if (Ternary)
  378. {
  379. EmitVectorExtractF(Context, Op.Rd, Index, SizeF);
  380. }
  381. EmitVectorExtractF(Context, Op.Rn, Index, SizeF);
  382. EmitVectorExtractF(Context, Op.Rm, Elem, SizeF);
  383. Emit();
  384. EmitVectorInsertTmpF(Context, Index, SizeF);
  385. }
  386. Context.EmitLdvectmp();
  387. Context.EmitStvec(Op.Rd);
  388. if (Op.RegisterSize == ARegisterSize.SIMD64)
  389. {
  390. EmitVectorZeroUpper(Context, Op.Rd);
  391. }
  392. }
  393. public static void EmitVectorUnaryOpSx(AILEmitterCtx Context, Action Emit)
  394. {
  395. EmitVectorOp(Context, Emit, OperFlags.Rn, true);
  396. }
  397. public static void EmitVectorBinaryOpSx(AILEmitterCtx Context, Action Emit)
  398. {
  399. EmitVectorOp(Context, Emit, OperFlags.RnRm, true);
  400. }
  401. public static void EmitVectorTernaryOpSx(AILEmitterCtx Context, Action Emit)
  402. {
  403. EmitVectorOp(Context, Emit, OperFlags.RdRnRm, true);
  404. }
  405. public static void EmitVectorUnaryOpZx(AILEmitterCtx Context, Action Emit)
  406. {
  407. EmitVectorOp(Context, Emit, OperFlags.Rn, false);
  408. }
  409. public static void EmitVectorBinaryOpZx(AILEmitterCtx Context, Action Emit)
  410. {
  411. EmitVectorOp(Context, Emit, OperFlags.RnRm, false);
  412. }
  413. public static void EmitVectorTernaryOpZx(AILEmitterCtx Context, Action Emit)
  414. {
  415. EmitVectorOp(Context, Emit, OperFlags.RdRnRm, false);
  416. }
  417. public static void EmitVectorOp(AILEmitterCtx Context, Action Emit, OperFlags Opers, bool Signed)
  418. {
  419. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  420. int Bytes = Op.GetBitsCount() >> 3;
  421. int Elems = Bytes >> Op.Size;
  422. bool Rd = (Opers & OperFlags.Rd) != 0;
  423. bool Rn = (Opers & OperFlags.Rn) != 0;
  424. bool Rm = (Opers & OperFlags.Rm) != 0;
  425. for (int Index = 0; Index < Elems; Index++)
  426. {
  427. if (Rd)
  428. {
  429. EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
  430. }
  431. if (Rn)
  432. {
  433. EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
  434. }
  435. if (Rm)
  436. {
  437. EmitVectorExtract(Context, ((AOpCodeSimdReg)Op).Rm, Index, Op.Size, Signed);
  438. }
  439. Emit();
  440. EmitVectorInsert(Context, Op.Rd, Index, Op.Size);
  441. }
  442. if (Op.RegisterSize == ARegisterSize.SIMD64)
  443. {
  444. EmitVectorZeroUpper(Context, Op.Rd);
  445. }
  446. }
  447. public static void EmitVectorBinaryOpByElemSx(AILEmitterCtx Context, Action Emit)
  448. {
  449. AOpCodeSimdRegElem Op = (AOpCodeSimdRegElem)Context.CurrOp;
  450. EmitVectorOpByElem(Context, Emit, Op.Index, false, true);
  451. }
  452. public static void EmitVectorBinaryOpByElemZx(AILEmitterCtx Context, Action Emit)
  453. {
  454. AOpCodeSimdRegElem Op = (AOpCodeSimdRegElem)Context.CurrOp;
  455. EmitVectorOpByElem(Context, Emit, Op.Index, false, false);
  456. }
  457. public static void EmitVectorTernaryOpByElemZx(AILEmitterCtx Context, Action Emit)
  458. {
  459. AOpCodeSimdRegElem Op = (AOpCodeSimdRegElem)Context.CurrOp;
  460. EmitVectorOpByElem(Context, Emit, Op.Index, true, false);
  461. }
  462. public static void EmitVectorOpByElem(AILEmitterCtx Context, Action Emit, int Elem, bool Ternary, bool Signed)
  463. {
  464. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  465. int Bytes = Op.GetBitsCount() >> 3;
  466. int Elems = Bytes >> Op.Size;
  467. for (int Index = 0; Index < Elems; Index++)
  468. {
  469. if (Ternary)
  470. {
  471. EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
  472. }
  473. EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
  474. EmitVectorExtract(Context, Op.Rm, Elem, Op.Size, Signed);
  475. Emit();
  476. EmitVectorInsertTmp(Context, Index, Op.Size);
  477. }
  478. Context.EmitLdvectmp();
  479. Context.EmitStvec(Op.Rd);
  480. if (Op.RegisterSize == ARegisterSize.SIMD64)
  481. {
  482. EmitVectorZeroUpper(Context, Op.Rd);
  483. }
  484. }
  485. public static void EmitVectorImmUnaryOp(AILEmitterCtx Context, Action Emit)
  486. {
  487. EmitVectorImmOp(Context, Emit, false);
  488. }
  489. public static void EmitVectorImmBinaryOp(AILEmitterCtx Context, Action Emit)
  490. {
  491. EmitVectorImmOp(Context, Emit, true);
  492. }
  493. public static void EmitVectorImmOp(AILEmitterCtx Context, Action Emit, bool Binary)
  494. {
  495. AOpCodeSimdImm Op = (AOpCodeSimdImm)Context.CurrOp;
  496. int Bytes = Op.GetBitsCount() >> 3;
  497. int Elems = Bytes >> Op.Size;
  498. for (int Index = 0; Index < Elems; Index++)
  499. {
  500. if (Binary)
  501. {
  502. EmitVectorExtractZx(Context, Op.Rd, Index, Op.Size);
  503. }
  504. Context.EmitLdc_I8(Op.Imm);
  505. Emit();
  506. EmitVectorInsert(Context, Op.Rd, Index, Op.Size);
  507. }
  508. if (Op.RegisterSize == ARegisterSize.SIMD64)
  509. {
  510. EmitVectorZeroUpper(Context, Op.Rd);
  511. }
  512. }
  513. public static void EmitVectorWidenRmBinaryOpSx(AILEmitterCtx Context, Action Emit)
  514. {
  515. EmitVectorWidenRmBinaryOp(Context, Emit, true);
  516. }
  517. public static void EmitVectorWidenRmBinaryOpZx(AILEmitterCtx Context, Action Emit)
  518. {
  519. EmitVectorWidenRmBinaryOp(Context, Emit, false);
  520. }
  521. public static void EmitVectorWidenRmBinaryOp(AILEmitterCtx Context, Action Emit, bool Signed)
  522. {
  523. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  524. int Elems = 8 >> Op.Size;
  525. int Part = Op.RegisterSize == ARegisterSize.SIMD128 ? Elems : 0;
  526. for (int Index = 0; Index < Elems; Index++)
  527. {
  528. EmitVectorExtract(Context, Op.Rn, Index, Op.Size + 1, Signed);
  529. EmitVectorExtract(Context, Op.Rm, Part + Index, Op.Size, Signed);
  530. Emit();
  531. EmitVectorInsertTmp(Context, Index, Op.Size + 1);
  532. }
  533. Context.EmitLdvectmp();
  534. Context.EmitStvec(Op.Rd);
  535. }
  536. public static void EmitVectorWidenRnRmBinaryOpSx(AILEmitterCtx Context, Action Emit)
  537. {
  538. EmitVectorWidenRnRmOp(Context, Emit, false, true);
  539. }
  540. public static void EmitVectorWidenRnRmBinaryOpZx(AILEmitterCtx Context, Action Emit)
  541. {
  542. EmitVectorWidenRnRmOp(Context, Emit, false, false);
  543. }
  544. public static void EmitVectorWidenRnRmTernaryOpSx(AILEmitterCtx Context, Action Emit)
  545. {
  546. EmitVectorWidenRnRmOp(Context, Emit, true, true);
  547. }
  548. public static void EmitVectorWidenRnRmTernaryOpZx(AILEmitterCtx Context, Action Emit)
  549. {
  550. EmitVectorWidenRnRmOp(Context, Emit, true, false);
  551. }
  552. public static void EmitVectorWidenRnRmOp(AILEmitterCtx Context, Action Emit, bool Ternary, bool Signed)
  553. {
  554. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  555. int Elems = 8 >> Op.Size;
  556. int Part = Op.RegisterSize == ARegisterSize.SIMD128 ? Elems : 0;
  557. for (int Index = 0; Index < Elems; Index++)
  558. {
  559. if (Ternary)
  560. {
  561. EmitVectorExtract(Context, Op.Rd, Index, Op.Size + 1, Signed);
  562. }
  563. EmitVectorExtract(Context, Op.Rn, Part + Index, Op.Size, Signed);
  564. EmitVectorExtract(Context, Op.Rm, Part + Index, Op.Size, Signed);
  565. Emit();
  566. EmitVectorInsertTmp(Context, Index, Op.Size + 1);
  567. }
  568. Context.EmitLdvectmp();
  569. Context.EmitStvec(Op.Rd);
  570. }
  571. public static void EmitVectorPairwiseOpSx(AILEmitterCtx Context, Action Emit)
  572. {
  573. EmitVectorPairwiseOp(Context, Emit, true);
  574. }
  575. public static void EmitVectorPairwiseOpZx(AILEmitterCtx Context, Action Emit)
  576. {
  577. EmitVectorPairwiseOp(Context, Emit, false);
  578. }
  579. public static void EmitVectorPairwiseOp(AILEmitterCtx Context, Action Emit, bool Signed)
  580. {
  581. AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
  582. int Words = Op.GetBitsCount() >> 4;
  583. int Pairs = Words >> Op.Size;
  584. for (int Index = 0; Index < Pairs; Index++)
  585. {
  586. int Idx = Index << 1;
  587. EmitVectorExtract(Context, Op.Rn, Idx, Op.Size, Signed);
  588. EmitVectorExtract(Context, Op.Rn, Idx + 1, Op.Size, Signed);
  589. Emit();
  590. EmitVectorExtract(Context, Op.Rm, Idx, Op.Size, Signed);
  591. EmitVectorExtract(Context, Op.Rm, Idx + 1, Op.Size, Signed);
  592. Emit();
  593. EmitVectorInsertTmp(Context, Pairs + Index, Op.Size);
  594. EmitVectorInsertTmp(Context, Index, Op.Size);
  595. }
  596. Context.EmitLdvectmp();
  597. Context.EmitStvec(Op.Rd);
  598. if (Op.RegisterSize == ARegisterSize.SIMD64)
  599. {
  600. EmitVectorZeroUpper(Context, Op.Rd);
  601. }
  602. }
  603. [Flags]
  604. public enum SaturatingFlags
  605. {
  606. Scalar = 1 << 0,
  607. Signed = 1 << 1,
  608. Add = 1 << 2,
  609. Sub = 1 << 3,
  610. Accumulate = 1 << 4,
  611. ScalarSx = Scalar | Signed,
  612. ScalarZx = Scalar,
  613. VectorSx = Signed,
  614. VectorZx = 0
  615. }
  616. public static void EmitScalarSaturatingUnaryOpSx(AILEmitterCtx Context, Action Emit)
  617. {
  618. EmitSaturatingUnaryOpSx(Context, Emit, SaturatingFlags.ScalarSx);
  619. }
  620. public static void EmitVectorSaturatingUnaryOpSx(AILEmitterCtx Context, Action Emit)
  621. {
  622. EmitSaturatingUnaryOpSx(Context, Emit, SaturatingFlags.VectorSx);
  623. }
  624. public static void EmitSaturatingUnaryOpSx(AILEmitterCtx Context, Action Emit, SaturatingFlags Flags)
  625. {
  626. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  627. bool Scalar = (Flags & SaturatingFlags.Scalar) != 0;
  628. int Bytes = Op.GetBitsCount() >> 3;
  629. int Elems = !Scalar ? Bytes >> Op.Size : 1;
  630. if (Scalar)
  631. {
  632. EmitVectorZeroLowerTmp(Context);
  633. }
  634. for (int Index = 0; Index < Elems; Index++)
  635. {
  636. EmitVectorExtractSx(Context, Op.Rn, Index, Op.Size);
  637. Emit();
  638. if (Op.Size <= 2)
  639. {
  640. EmitSatQ(Context, Op.Size, true, true);
  641. }
  642. else /* if (Op.Size == 3) */
  643. {
  644. EmitUnarySignedSatQAbsOrNeg(Context);
  645. }
  646. EmitVectorInsertTmp(Context, Index, Op.Size);
  647. }
  648. Context.EmitLdvectmp();
  649. Context.EmitStvec(Op.Rd);
  650. if ((Op.RegisterSize == ARegisterSize.SIMD64) || Scalar)
  651. {
  652. EmitVectorZeroUpper(Context, Op.Rd);
  653. }
  654. }
  655. public static void EmitScalarSaturatingBinaryOpSx(AILEmitterCtx Context, SaturatingFlags Flags)
  656. {
  657. EmitSaturatingBinaryOp(Context, () => { }, SaturatingFlags.ScalarSx | Flags);
  658. }
  659. public static void EmitScalarSaturatingBinaryOpZx(AILEmitterCtx Context, SaturatingFlags Flags)
  660. {
  661. EmitSaturatingBinaryOp(Context, () => { }, SaturatingFlags.ScalarZx | Flags);
  662. }
  663. public static void EmitVectorSaturatingBinaryOpSx(AILEmitterCtx Context, SaturatingFlags Flags)
  664. {
  665. EmitSaturatingBinaryOp(Context, () => { }, SaturatingFlags.VectorSx | Flags);
  666. }
  667. public static void EmitVectorSaturatingBinaryOpZx(AILEmitterCtx Context, SaturatingFlags Flags)
  668. {
  669. EmitSaturatingBinaryOp(Context, () => { }, SaturatingFlags.VectorZx | Flags);
  670. }
  671. public static void EmitSaturatingBinaryOp(AILEmitterCtx Context, Action Emit, SaturatingFlags Flags)
  672. {
  673. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  674. bool Scalar = (Flags & SaturatingFlags.Scalar) != 0;
  675. bool Signed = (Flags & SaturatingFlags.Signed) != 0;
  676. bool Add = (Flags & SaturatingFlags.Add) != 0;
  677. bool Sub = (Flags & SaturatingFlags.Sub) != 0;
  678. bool Accumulate = (Flags & SaturatingFlags.Accumulate) != 0;
  679. int Bytes = Op.GetBitsCount() >> 3;
  680. int Elems = !Scalar ? Bytes >> Op.Size : 1;
  681. if (Scalar)
  682. {
  683. EmitVectorZeroLowerTmp(Context);
  684. }
  685. if (Add || Sub)
  686. {
  687. for (int Index = 0; Index < Elems; Index++)
  688. {
  689. EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
  690. EmitVectorExtract(Context, ((AOpCodeSimdReg)Op).Rm, Index, Op.Size, Signed);
  691. if (Op.Size <= 2)
  692. {
  693. Context.Emit(Add ? OpCodes.Add : OpCodes.Sub);
  694. EmitSatQ(Context, Op.Size, true, Signed);
  695. }
  696. else /* if (Op.Size == 3) */
  697. {
  698. if (Add)
  699. {
  700. EmitBinarySatQAdd(Context, Signed);
  701. }
  702. else /* if (Sub) */
  703. {
  704. EmitBinarySatQSub(Context, Signed);
  705. }
  706. }
  707. EmitVectorInsertTmp(Context, Index, Op.Size);
  708. }
  709. }
  710. else if (Accumulate)
  711. {
  712. for (int Index = 0; Index < Elems; Index++)
  713. {
  714. EmitVectorExtract(Context, Op.Rn, Index, Op.Size, !Signed);
  715. EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
  716. if (Op.Size <= 2)
  717. {
  718. Context.Emit(OpCodes.Add);
  719. EmitSatQ(Context, Op.Size, true, Signed);
  720. }
  721. else /* if (Op.Size == 3) */
  722. {
  723. EmitBinarySatQAccumulate(Context, Signed);
  724. }
  725. EmitVectorInsertTmp(Context, Index, Op.Size);
  726. }
  727. }
  728. else
  729. {
  730. for (int Index = 0; Index < Elems; Index++)
  731. {
  732. EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
  733. EmitVectorExtract(Context, ((AOpCodeSimdReg)Op).Rm, Index, Op.Size, Signed);
  734. Emit();
  735. EmitSatQ(Context, Op.Size, true, Signed);
  736. EmitVectorInsertTmp(Context, Index, Op.Size);
  737. }
  738. }
  739. Context.EmitLdvectmp();
  740. Context.EmitStvec(Op.Rd);
  741. if ((Op.RegisterSize == ARegisterSize.SIMD64) || Scalar)
  742. {
  743. EmitVectorZeroUpper(Context, Op.Rd);
  744. }
  745. }
  746. [Flags]
  747. public enum SaturatingNarrowFlags
  748. {
  749. Scalar = 1 << 0,
  750. SignedSrc = 1 << 1,
  751. SignedDst = 1 << 2,
  752. ScalarSxSx = Scalar | SignedSrc | SignedDst,
  753. ScalarSxZx = Scalar | SignedSrc,
  754. ScalarZxSx = Scalar | SignedDst,
  755. ScalarZxZx = Scalar,
  756. VectorSxSx = SignedSrc | SignedDst,
  757. VectorSxZx = SignedSrc,
  758. VectorZxSx = SignedDst,
  759. VectorZxZx = 0
  760. }
  761. public static void EmitScalarSaturatingNarrowOpSxSx(AILEmitterCtx Context, Action Emit)
  762. {
  763. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.ScalarSxSx);
  764. }
  765. public static void EmitScalarSaturatingNarrowOpSxZx(AILEmitterCtx Context, Action Emit)
  766. {
  767. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.ScalarSxZx);
  768. }
  769. public static void EmitScalarSaturatingNarrowOpZxSx(AILEmitterCtx Context, Action Emit)
  770. {
  771. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.ScalarZxSx);
  772. }
  773. public static void EmitScalarSaturatingNarrowOpZxZx(AILEmitterCtx Context, Action Emit)
  774. {
  775. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.ScalarZxZx);
  776. }
  777. public static void EmitVectorSaturatingNarrowOpSxSx(AILEmitterCtx Context, Action Emit)
  778. {
  779. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.VectorSxSx);
  780. }
  781. public static void EmitVectorSaturatingNarrowOpSxZx(AILEmitterCtx Context, Action Emit)
  782. {
  783. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.VectorSxZx);
  784. }
  785. public static void EmitVectorSaturatingNarrowOpZxSx(AILEmitterCtx Context, Action Emit)
  786. {
  787. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.VectorZxSx);
  788. }
  789. public static void EmitVectorSaturatingNarrowOpZxZx(AILEmitterCtx Context, Action Emit)
  790. {
  791. EmitSaturatingNarrowOp(Context, Emit, SaturatingNarrowFlags.VectorZxZx);
  792. }
  793. public static void EmitSaturatingNarrowOp(AILEmitterCtx Context, Action Emit, SaturatingNarrowFlags Flags)
  794. {
  795. AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
  796. bool Scalar = (Flags & SaturatingNarrowFlags.Scalar) != 0;
  797. bool SignedSrc = (Flags & SaturatingNarrowFlags.SignedSrc) != 0;
  798. bool SignedDst = (Flags & SaturatingNarrowFlags.SignedDst) != 0;
  799. int Elems = !Scalar ? 8 >> Op.Size : 1;
  800. int Part = !Scalar && (Op.RegisterSize == ARegisterSize.SIMD128) ? Elems : 0;
  801. if (Scalar)
  802. {
  803. EmitVectorZeroLowerTmp(Context);
  804. }
  805. if (Part != 0)
  806. {
  807. Context.EmitLdvec(Op.Rd);
  808. Context.EmitStvectmp();
  809. }
  810. for (int Index = 0; Index < Elems; Index++)
  811. {
  812. EmitVectorExtract(Context, Op.Rn, Index, Op.Size + 1, SignedSrc);
  813. Emit();
  814. EmitSatQ(Context, Op.Size, SignedSrc, SignedDst);
  815. EmitVectorInsertTmp(Context, Part + Index, Op.Size);
  816. }
  817. Context.EmitLdvectmp();
  818. Context.EmitStvec(Op.Rd);
  819. if (Part == 0)
  820. {
  821. EmitVectorZeroUpper(Context, Op.Rd);
  822. }
  823. }
  824. // TSrc (16bit, 32bit, 64bit; signed, unsigned) > TDst (8bit, 16bit, 32bit; signed, unsigned).
  825. public static void EmitSatQ(
  826. AILEmitterCtx Context,
  827. int SizeDst,
  828. bool SignedSrc,
  829. bool SignedDst)
  830. {
  831. if (SizeDst > 2)
  832. {
  833. throw new ArgumentOutOfRangeException(nameof(SizeDst));
  834. }
  835. Context.EmitLdc_I4(SizeDst);
  836. Context.EmitLdarg(ATranslatedSub.StateArgIdx);
  837. if (SignedSrc)
  838. {
  839. ASoftFallback.EmitCall(Context, SignedDst
  840. ? nameof(ASoftFallback.SignedSrcSignedDstSatQ)
  841. : nameof(ASoftFallback.SignedSrcUnsignedDstSatQ));
  842. }
  843. else
  844. {
  845. ASoftFallback.EmitCall(Context, SignedDst
  846. ? nameof(ASoftFallback.UnsignedSrcSignedDstSatQ)
  847. : nameof(ASoftFallback.UnsignedSrcUnsignedDstSatQ));
  848. }
  849. }
  850. // TSrc (64bit) == TDst (64bit); signed.
  851. public static void EmitUnarySignedSatQAbsOrNeg(AILEmitterCtx Context)
  852. {
  853. if (((AOpCodeSimd)Context.CurrOp).Size < 3)
  854. {
  855. throw new InvalidOperationException();
  856. }
  857. Context.EmitLdarg(ATranslatedSub.StateArgIdx);
  858. ASoftFallback.EmitCall(Context, nameof(ASoftFallback.UnarySignedSatQAbsOrNeg));
  859. }
  860. // TSrcs (64bit) == TDst (64bit); signed, unsigned.
  861. public static void EmitBinarySatQAdd(AILEmitterCtx Context, bool Signed)
  862. {
  863. if (((AOpCodeSimdReg)Context.CurrOp).Size < 3)
  864. {
  865. throw new InvalidOperationException();
  866. }
  867. Context.EmitLdarg(ATranslatedSub.StateArgIdx);
  868. ASoftFallback.EmitCall(Context, Signed
  869. ? nameof(ASoftFallback.BinarySignedSatQAdd)
  870. : nameof(ASoftFallback.BinaryUnsignedSatQAdd));
  871. }
  872. // TSrcs (64bit) == TDst (64bit); signed, unsigned.
  873. public static void EmitBinarySatQSub(AILEmitterCtx Context, bool Signed)
  874. {
  875. if (((AOpCodeSimdReg)Context.CurrOp).Size < 3)
  876. {
  877. throw new InvalidOperationException();
  878. }
  879. Context.EmitLdarg(ATranslatedSub.StateArgIdx);
  880. ASoftFallback.EmitCall(Context, Signed
  881. ? nameof(ASoftFallback.BinarySignedSatQSub)
  882. : nameof(ASoftFallback.BinaryUnsignedSatQSub));
  883. }
  884. // TSrcs (64bit) == TDst (64bit); signed, unsigned.
  885. public static void EmitBinarySatQAccumulate(AILEmitterCtx Context, bool Signed)
  886. {
  887. if (((AOpCodeSimd)Context.CurrOp).Size < 3)
  888. {
  889. throw new InvalidOperationException();
  890. }
  891. Context.EmitLdarg(ATranslatedSub.StateArgIdx);
  892. ASoftFallback.EmitCall(Context, Signed
  893. ? nameof(ASoftFallback.BinarySignedSatQAcc)
  894. : nameof(ASoftFallback.BinaryUnsignedSatQAcc));
  895. }
  896. public static void EmitScalarSet(AILEmitterCtx Context, int Reg, int Size)
  897. {
  898. EmitVectorZeroAll(Context, Reg);
  899. EmitVectorInsert(Context, Reg, 0, Size);
  900. }
  901. public static void EmitScalarSetF(AILEmitterCtx Context, int Reg, int Size)
  902. {
  903. EmitVectorZeroAll(Context, Reg);
  904. EmitVectorInsertF(Context, Reg, 0, Size);
  905. }
  906. public static void EmitVectorExtractSx(AILEmitterCtx Context, int Reg, int Index, int Size)
  907. {
  908. EmitVectorExtract(Context, Reg, Index, Size, true);
  909. }
  910. public static void EmitVectorExtractZx(AILEmitterCtx Context, int Reg, int Index, int Size)
  911. {
  912. EmitVectorExtract(Context, Reg, Index, Size, false);
  913. }
  914. public static void EmitVectorExtract(AILEmitterCtx Context, int Reg, int Index, int Size, bool Signed)
  915. {
  916. ThrowIfInvalid(Index, Size);
  917. IAOpCodeSimd Op = (IAOpCodeSimd)Context.CurrOp;
  918. Context.EmitLdvec(Reg);
  919. Context.EmitLdc_I4(Index);
  920. Context.EmitLdc_I4(Size);
  921. AVectorHelper.EmitCall(Context, Signed
  922. ? nameof(AVectorHelper.VectorExtractIntSx)
  923. : nameof(AVectorHelper.VectorExtractIntZx));
  924. }
  925. public static void EmitVectorExtractF(AILEmitterCtx Context, int Reg, int Index, int Size)
  926. {
  927. ThrowIfInvalidF(Index, Size);
  928. Context.EmitLdvec(Reg);
  929. Context.EmitLdc_I4(Index);
  930. if (Size == 0)
  931. {
  932. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorExtractSingle));
  933. }
  934. else if (Size == 1)
  935. {
  936. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorExtractDouble));
  937. }
  938. else
  939. {
  940. throw new ArgumentOutOfRangeException(nameof(Size));
  941. }
  942. }
  943. public static void EmitVectorZeroAll(AILEmitterCtx Context, int Rd)
  944. {
  945. EmitVectorZeroLower(Context, Rd);
  946. EmitVectorZeroUpper(Context, Rd);
  947. }
  948. public static void EmitVectorZeroLower(AILEmitterCtx Context, int Rd)
  949. {
  950. EmitVectorInsert(Context, Rd, 0, 3, 0);
  951. }
  952. public static void EmitVectorZeroLowerTmp(AILEmitterCtx Context)
  953. {
  954. EmitVectorInsertTmp(Context, 0, 3, 0);
  955. }
  956. public static void EmitVectorZeroUpper(AILEmitterCtx Context, int Rd)
  957. {
  958. EmitVectorInsert(Context, Rd, 1, 3, 0);
  959. }
  960. public static void EmitVectorInsert(AILEmitterCtx Context, int Reg, int Index, int Size)
  961. {
  962. ThrowIfInvalid(Index, Size);
  963. Context.EmitLdvec(Reg);
  964. Context.EmitLdc_I4(Index);
  965. Context.EmitLdc_I4(Size);
  966. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertInt));
  967. Context.EmitStvec(Reg);
  968. }
  969. public static void EmitVectorInsertTmp(AILEmitterCtx Context, int Index, int Size)
  970. {
  971. ThrowIfInvalid(Index, Size);
  972. Context.EmitLdvectmp();
  973. Context.EmitLdc_I4(Index);
  974. Context.EmitLdc_I4(Size);
  975. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertInt));
  976. Context.EmitStvectmp();
  977. }
  978. public static void EmitVectorInsert(AILEmitterCtx Context, int Reg, int Index, int Size, long Value)
  979. {
  980. ThrowIfInvalid(Index, Size);
  981. Context.EmitLdc_I8(Value);
  982. Context.EmitLdvec(Reg);
  983. Context.EmitLdc_I4(Index);
  984. Context.EmitLdc_I4(Size);
  985. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertInt));
  986. Context.EmitStvec(Reg);
  987. }
  988. public static void EmitVectorInsertTmp(AILEmitterCtx Context, int Index, int Size, long Value)
  989. {
  990. ThrowIfInvalid(Index, Size);
  991. Context.EmitLdc_I8(Value);
  992. Context.EmitLdvectmp();
  993. Context.EmitLdc_I4(Index);
  994. Context.EmitLdc_I4(Size);
  995. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertInt));
  996. Context.EmitStvectmp();
  997. }
  998. public static void EmitVectorInsertF(AILEmitterCtx Context, int Reg, int Index, int Size)
  999. {
  1000. ThrowIfInvalidF(Index, Size);
  1001. Context.EmitLdvec(Reg);
  1002. Context.EmitLdc_I4(Index);
  1003. if (Size == 0)
  1004. {
  1005. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertSingle));
  1006. }
  1007. else if (Size == 1)
  1008. {
  1009. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertDouble));
  1010. }
  1011. else
  1012. {
  1013. throw new ArgumentOutOfRangeException(nameof(Size));
  1014. }
  1015. Context.EmitStvec(Reg);
  1016. }
  1017. public static void EmitVectorInsertTmpF(AILEmitterCtx Context, int Index, int Size)
  1018. {
  1019. ThrowIfInvalidF(Index, Size);
  1020. Context.EmitLdvectmp();
  1021. Context.EmitLdc_I4(Index);
  1022. if (Size == 0)
  1023. {
  1024. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertSingle));
  1025. }
  1026. else if (Size == 1)
  1027. {
  1028. AVectorHelper.EmitCall(Context, nameof(AVectorHelper.VectorInsertDouble));
  1029. }
  1030. else
  1031. {
  1032. throw new ArgumentOutOfRangeException(nameof(Size));
  1033. }
  1034. Context.EmitStvectmp();
  1035. }
  1036. private static void ThrowIfInvalid(int Index, int Size)
  1037. {
  1038. if ((uint)Size > 3)
  1039. {
  1040. throw new ArgumentOutOfRangeException(nameof(Size));
  1041. }
  1042. if ((uint)Index >= 16 >> Size)
  1043. {
  1044. throw new ArgumentOutOfRangeException(nameof(Index));
  1045. }
  1046. }
  1047. private static void ThrowIfInvalidF(int Index, int Size)
  1048. {
  1049. if ((uint)Size > 1)
  1050. {
  1051. throw new ArgumentOutOfRangeException(nameof(Size));
  1052. }
  1053. if ((uint)Index >= 4 >> Size)
  1054. {
  1055. throw new ArgumentOutOfRangeException(nameof(Index));
  1056. }
  1057. }
  1058. }
  1059. }