CpuTestMul.cs 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230
  1. #define Mul
  2. using ChocolArm64.State;
  3. using NUnit.Framework;
  4. namespace Ryujinx.Tests.Cpu
  5. {
  6. [Category("Mul")] // Tested: second half of 2018.
  7. public sealed class CpuTestMul : CpuTest
  8. {
  9. #if Mul
  10. private const int RndCnt = 2;
  11. [Test, Pairwise, Description("MADD <Xd>, <Xn>, <Xm>, <Xa>")]
  12. public void Madd_64bit([Values(0u, 31u)] uint Rd,
  13. [Values(1u, 31u)] uint Rn,
  14. [Values(2u, 31u)] uint Rm,
  15. [Values(3u, 31u)] uint Ra,
  16. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  17. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn,
  18. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  19. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xm,
  20. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  21. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  22. {
  23. uint Opcode = 0x9B000000; // MADD X0, X0, X0, X0
  24. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  25. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  26. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X2: Xm, X3: Xa, X31: _X31);
  27. CompareAgainstUnicorn();
  28. }
  29. [Test, Pairwise, Description("MADD <Wd>, <Wn>, <Wm>, <Wa>")]
  30. public void Madd_32bit([Values(0u, 31u)] uint Rd,
  31. [Values(1u, 31u)] uint Rn,
  32. [Values(2u, 31u)] uint Rm,
  33. [Values(3u, 31u)] uint Ra,
  34. [Values(0x00000000u, 0x7FFFFFFFu,
  35. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  36. [Values(0x00000000u, 0x7FFFFFFFu,
  37. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  38. [Values(0x00000000u, 0x7FFFFFFFu,
  39. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wa)
  40. {
  41. uint Opcode = 0x1B000000; // MADD W0, W0, W0, W0
  42. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  43. uint _W31 = TestContext.CurrentContext.Random.NextUInt();
  44. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Wa, X31: _W31);
  45. CompareAgainstUnicorn();
  46. }
  47. [Test, Pairwise, Description("MSUB <Xd>, <Xn>, <Xm>, <Xa>")]
  48. public void Msub_64bit([Values(0u, 31u)] uint Rd,
  49. [Values(1u, 31u)] uint Rn,
  50. [Values(2u, 31u)] uint Rm,
  51. [Values(3u, 31u)] uint Ra,
  52. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  53. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn,
  54. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  55. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xm,
  56. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  57. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  58. {
  59. uint Opcode = 0x9B008000; // MSUB X0, X0, X0, X0
  60. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  61. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  62. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X2: Xm, X3: Xa, X31: _X31);
  63. CompareAgainstUnicorn();
  64. }
  65. [Test, Pairwise, Description("MSUB <Wd>, <Wn>, <Wm>, <Wa>")]
  66. public void Msub_32bit([Values(0u, 31u)] uint Rd,
  67. [Values(1u, 31u)] uint Rn,
  68. [Values(2u, 31u)] uint Rm,
  69. [Values(3u, 31u)] uint Ra,
  70. [Values(0x00000000u, 0x7FFFFFFFu,
  71. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  72. [Values(0x00000000u, 0x7FFFFFFFu,
  73. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  74. [Values(0x00000000u, 0x7FFFFFFFu,
  75. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wa)
  76. {
  77. uint Opcode = 0x1B008000; // MSUB W0, W0, W0, W0
  78. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  79. uint _W31 = TestContext.CurrentContext.Random.NextUInt();
  80. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Wa, X31: _W31);
  81. CompareAgainstUnicorn();
  82. }
  83. [Test, Pairwise, Description("SMADDL <Xd>, <Wn>, <Wm>, <Xa>")]
  84. public void Smaddl_64bit([Values(0u, 31u)] uint Rd,
  85. [Values(1u, 31u)] uint Rn,
  86. [Values(2u, 31u)] uint Rm,
  87. [Values(3u, 31u)] uint Ra,
  88. [Values(0x00000000u, 0x7FFFFFFFu,
  89. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  90. [Values(0x00000000u, 0x7FFFFFFFu,
  91. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  92. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  93. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  94. {
  95. uint Opcode = 0x9B200000; // SMADDL X0, W0, W0, X0
  96. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  97. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  98. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Xa, X31: _X31);
  99. CompareAgainstUnicorn();
  100. }
  101. [Test, Pairwise, Description("UMADDL <Xd>, <Wn>, <Wm>, <Xa>")]
  102. public void Umaddl_64bit([Values(0u, 31u)] uint Rd,
  103. [Values(1u, 31u)] uint Rn,
  104. [Values(2u, 31u)] uint Rm,
  105. [Values(3u, 31u)] uint Ra,
  106. [Values(0x00000000u, 0x7FFFFFFFu,
  107. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  108. [Values(0x00000000u, 0x7FFFFFFFu,
  109. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  110. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  111. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  112. {
  113. uint Opcode = 0x9BA00000; // UMADDL X0, W0, W0, X0
  114. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  115. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  116. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Xa, X31: _X31);
  117. CompareAgainstUnicorn();
  118. }
  119. [Test, Pairwise, Description("SMSUBL <Xd>, <Wn>, <Wm>, <Xa>")]
  120. public void Smsubl_64bit([Values(0u, 31u)] uint Rd,
  121. [Values(1u, 31u)] uint Rn,
  122. [Values(2u, 31u)] uint Rm,
  123. [Values(3u, 31u)] uint Ra,
  124. [Values(0x00000000u, 0x7FFFFFFFu,
  125. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  126. [Values(0x00000000u, 0x7FFFFFFFu,
  127. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  128. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  129. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  130. {
  131. uint Opcode = 0x9B208000; // SMSUBL X0, W0, W0, X0
  132. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  133. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  134. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Xa, X31: _X31);
  135. CompareAgainstUnicorn();
  136. }
  137. [Test, Pairwise, Description("UMSUBL <Xd>, <Wn>, <Wm>, <Xa>")]
  138. public void Umsubl_64bit([Values(0u, 31u)] uint Rd,
  139. [Values(1u, 31u)] uint Rn,
  140. [Values(2u, 31u)] uint Rm,
  141. [Values(3u, 31u)] uint Ra,
  142. [Values(0x00000000u, 0x7FFFFFFFu,
  143. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn,
  144. [Values(0x00000000u, 0x7FFFFFFFu,
  145. 0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wm,
  146. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  147. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xa)
  148. {
  149. uint Opcode = 0x9BA08000; // UMSUBL X0, W0, W0, X0
  150. Opcode |= ((Rm & 31) << 16) | ((Ra & 31) << 10) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  151. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  152. AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X2: Wm, X3: Xa, X31: _X31);
  153. CompareAgainstUnicorn();
  154. }
  155. [Test, Pairwise, Description("SMULH <Xd>, <Xn>, <Xm>")]
  156. public void Smulh_64bit([Values(0u, 31u)] uint Rd,
  157. [Values(1u, 31u)] uint Rn,
  158. [Values(2u, 31u)] uint Rm,
  159. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  160. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn,
  161. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  162. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xm)
  163. {
  164. uint Opcode = 0x9B407C00; // SMULH X0, X0, X0
  165. Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  166. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  167. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X2: Xm, X31: _X31);
  168. CompareAgainstUnicorn();
  169. }
  170. [Test, Pairwise, Description("UMULH <Xd>, <Xn>, <Xm>")]
  171. public void Umulh_64bit([Values(0u, 31u)] uint Rd,
  172. [Values(1u, 31u)] uint Rn,
  173. [Values(2u, 31u)] uint Rm,
  174. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  175. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn,
  176. [Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
  177. 0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xm)
  178. {
  179. uint Opcode = 0x9BC07C00; // UMULH X0, X0, X0
  180. Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
  181. ulong _X31 = TestContext.CurrentContext.Random.NextULong();
  182. AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X2: Xm, X31: _X31);
  183. CompareAgainstUnicorn();
  184. }
  185. #endif
  186. }
  187. }