 LDj3SNuD
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
vor 3 Jahren |
 gdkchan
|
db45688aa8
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
vor 3 Jahren |
|
gdkchan
|
2bb9b33da1
Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)
|
vor 3 Jahren |
 Mary
|
501c3d5cea
Implement MSR instruction for A32 (#2585)
|
vor 4 Jahren |
 FICTURE7
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
vor 4 Jahren |
|
LDj3SNuD
|
e36e97c64d
CPU: This PR fixes Fpscr, among other things. (#1433)
|
vor 5 Jahren |
|
LDj3SNuD
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
vor 5 Jahren |
|
gdkchan
|
d9ed827696
Don't decode blocks starting outside mapped memory & undefined instead of throw on invalid sysreg coprocessor (#964)
|
vor 6 Jahren |
 riperiperi
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
vor 6 Jahren |
