 merry
|
8d41402fa6
A32: Implement VCVTT, VCVTB (#3710)
|
3 лет назад |
 LDj3SNuD
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
3 лет назад |
 gdkchan
|
db45688aa8
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
3 лет назад |
 FICTURE7
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
4 лет назад |
|
LDj3SNuD
|
430ba6da65
CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (#1817)
|
5 лет назад |
|
LDj3SNuD
|
8a33e884f8
Fix Vnmls_S fast path (F64: losing input d value). Fix Vnmla_S & Vnmls_S slow paths (using fused inst.s). Fix Vfma_V slow path not using StandardFPSCRValue(). (#1775)
|
5 лет назад |
 sharmander
|
3332b29f01
CPU: Implement VFMA (Vector) (#1762)
|
5 лет назад |
|
sharmander
|
b479a43939
CPU: Implement VFNMS.F32/64 (#1758)
|
5 лет назад |
|
LDj3SNuD
|
6938988427
Fix Vcvt_FI & Vcvt_RM; Add Vfma_S & Vfms_S. Add Tests. (#1471)
|
5 лет назад |
 Valentin PONS
|
3af2ce74ec
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
|
5 лет назад |
|
LDj3SNuD
|
88619d71b8
CPU: A32: Add Vadd & Vsub Wide (S/U_8/16/32) Inst.s with Test. (#1390)
|
5 лет назад |
|
LDj3SNuD
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
5 лет назад |
|
gdkchan
|
c26f3774bd
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
6 лет назад |
 jduncanator
|
68e15c1a74
Implement Fast Paths for most A32 SIMD instructions (#952)
|
6 лет назад |
 riperiperi
|
b1b6f294f2
Add most of the A32 instruction set to ARMeilleure (#897)
|
6 лет назад |
