 LDj3SNuD
|
5af8ce7c38
A64: Add fast path for Fcvtas_Gp/S/V, Fcvtau_Gp/S/V and Frinta_S/V in… (#3712)
|
il y a 3 ans |
|
LDj3SNuD
|
814f75142e
Fpsr and Fpcr freed. (#3701)
|
il y a 3 ans |
 gdkchan
|
f7ef6364b7
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
il y a 3 ans |
 sharmander
|
60f7cba30a
Implement FCVTNS (Scalar GP) (#2953)
|
il y a 4 ans |
|
sharmander
|
e5f7ff1eee
CPU - Implement FCVTMS (Vector) (#2937)
|
il y a 4 ans |
 FICTURE7
|
22b2cb39af
Reduce JIT GC allocations (#2515)
|
il y a 4 ans |
|
LDj3SNuD
|
0679084f11
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Now HardwareCapabilities uses CpuId. (#1650)
|
il y a 5 ans |
|
LDj3SNuD
|
2cb8bd7006
CPU (A64): Add Scvtf_S_Fixed & Ucvtf_S_Fixed with Tests. (#1492)
|
il y a 5 ans |
|
LDj3SNuD
|
5e724cf24e
Add Profiled Persistent Translation Cache. (#769)
|
il y a 5 ans |
|
LDj3SNuD
|
1de16f7653
Add Fcvtas_S/V & Fcvtau_S/V. (#1018)
|
il y a 6 ans |
 jduncanator
|
68e15c1a74
Implement Fast Paths for most A32 SIMD instructions (#952)
|
il y a 6 ans |
|
LDj3SNuD
|
0915731a9d
Implemented fast paths for: (#846)
|
il y a 6 ans |
|
LDj3SNuD
|
eefe2b20fc
Fix Fcmge_S/V & Fcmgt_S/V Inst.s (#815)
|
il y a 6 ans |
|
gdkchan
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
il y a 6 ans |
