LDj3SNuD
|
00d4f44bbb
Add Sse Opt. for S/Uaddl_V, S/Uhadd_V, S/Uhsub_V, S/Umlal_V, S/Umlsl_V, S/Urhadd_V, S/Usubl_V Inst.; and for S/Urshr_V, S/Ursra_V Inst.. (#480)
|
7 سال پیش |
LDj3SNuD
|
e674b37710
Fix Fcvtl_V and Fcvtn_V; fix half to float conv. and add float to half conv. (full FP emu.). Add 4 FP Tests. (#468)
|
7 سال پیش |
LDj3SNuD
|
894459fcd7
Add Fmls_Se, Fmulx_Se/Ve, Smov_S Inst.; Opt. Clz/Clz_V, Cnt_V, Shl_V, S/Ushr_V, S/Usra_V Inst.; Add 11 Tests. Some fixes. (#449)
|
7 سال پیش |
LDj3SNuD
|
bba9bf97d0
Add 9+7 fast/slow FP inst. impls.; add 14 FP Tests. (#437)
|
7 سال پیش |
gdkchan
|
0b52ee6627
Optimize BIC, BSL, BIT, BIF, XTN, ZIP, DUP (Gp), FMADD (Scalar) and FCVT (Scalar) using SSE intrinsics (#405)
|
7 سال پیش |
gdkchan
|
54ed9096bd
Add FMAXP and FMINP (Vector) instructions on the CPU (#412)
|
7 سال پیش |
LDj3SNuD
|
c7387be0d2
Fix/Add 1+12 [Saturating] [Rounded] Shift Right Narrow (imm.) Instructions; add 14 Tests. Add 6 Tests for PR#405. Add 2 Tests for PR#412. (#409)
|
7 سال پیش |
LDj3SNuD
|
a0c78f7920
Fix/Add 10 Shift Right and Mls_Ve Instructions; add 14 Tests. (#407)
|
7 سال پیش |
LDj3SNuD
|
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
|
7 سال پیش |
LDj3SNuD
|
68300368d7
Add SHADD, SHSUB, UHSUB, SRHADD, URHADD, instructions; add 12 Tests. (#380)
|
7 سال پیش |
gdkchan
|
55374ebba0
Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)
|
7 سال پیش |
LDj3SNuD
|
4518c52c65
Add Sadalp_V, Saddlp_V, Uadalp_V, Uaddlp_V instructions; add 8 Tests. (#340)
|
7 سال پیش |
LDj3SNuD
|
02a6fdcd13
Add Sqdmulh_S, Sqdmulh_V, Sqrdmulh_S, Sqrdmulh_V instructions; add 6 Tests. Now all saturating methods are on ASoftFallback. (#334)
|
7 سال پیش |
gdkchan
|
221270db90
More accurate impl of FMINNM/FMAXNM, add vector variants (#296)
|
7 سال پیش |
LDj3SNuD
|
5f34353dce
Add SQADD, UQADD, SQSUB, UQSUB, SUQADD, USQADD, SQABS, SQNEG (Scalar, Vector) instructions; add 24 Tests. Most saturation instructions now on ASoftFallback. (#314)
|
7 سال پیش |
LDj3SNuD
|
fa5545aab8
Implement Ssubw_V and Usubw_V instructions. (#287)
|
7 سال پیش |
LDj3SNuD
|
063fae50fe
Fix EmitHighNarrow(), EmitSaturatingNarrowOp() when Rd == Rn || Rd == Rm (& Part != 0). Optimization of EmitVectorTranspose(), EmitVectorUnzip(), EmitVectorZip() algorithms (reduction of the number of operations and their complexity). Add 12 Tests about Trn1/2, Uzp1/2, Zip1/2 (V) instructions. (#268)
|
7 سال پیش |
LDj3SNuD
|
be31f5b46d
Improve CountLeadingZeros() algorithm, nits. (#219)
|
7 سال پیش |
gdkchan
|
514218ab98
Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)
|
7 سال پیش |
Merry
|
0f8f40486d
ChocolArm64: More accurate implementation of Frecpe & Frecps (#228)
|
7 سال پیش |
gdkchan
|
741773910d
Add SMAXP, SMINP, UMAX, UMAXP, UMIN and UMINP cpu instructions (#200)
|
7 سال پیش |
LDj3SNuD
|
c228cf320d
Add Rbit_V instruction. Add 8 tests (Rbit_V; Rev16_V, Rev32_V, Rev64_V). Improve CountSetBits8() algorithm. (#212)
|
7 سال پیش |
LDj3SNuD
|
53934e8872
Add Saba_V, Sabal_V, Sabd_V, Sabdl_V, Uaba_V, Uabal_V; Update Uabd_V, Uabdl_V. Add 16 tests. (#204)
|
7 سال پیش |
gdkchan
|
bc26aa558a
Add support for the FMLA (by element/scalar) instruction (#187)
|
7 سال پیش |
LDj3SNuD
|
c818093528
Add Sqxtun_S, Sqxtun_V with 3 tests. (#188)
|
7 سال پیش |
LDj3SNuD
|
8f6387128a
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
|
7 سال پیش |
Rygnus
|
0bec9d8439
Add opcodes SQXTUN_S and SQXTUN_V (#184)
|
7 سال پیش |
gdkchan
|
b747b23607
Add the FADDP (scalar) instruction
|
7 سال پیش |
Lordmau5
|
46dc89f8dd
Implement Fabs_V (#146)
|
7 سال پیش |
gdkchan
|
f9f111bc85
Add intrinsics support (#121)
|
8 سال پیش |