 gdkchan
|
f7ef6364b7
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
3 лет назад |
 sharmander
|
e5f7ff1eee
CPU - Implement FCVTMS (Vector) (#2937)
|
4 лет назад |
 LDj3SNuD
|
c3e0c41da3
CPU (A64): Add Fmaxnmp & Fminnmp Scalar Inst.s, Fast & Slow Paths; with Tests. (#1894)
|
5 лет назад |
|
LDj3SNuD
|
0679084f11
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Now HardwareCapabilities uses CpuId. (#1650)
|
5 лет назад |
|
LDj3SNuD
|
a804db6eed
Add Fmax/minv_V & S/Ushl_S Inst.s with Tests. Fix Maxps/d & Minps/d d… (#1335)
|
5 лет назад |
|
LDj3SNuD
|
83d94b21d0
Add FMaxNmV & FMinNmV Inst.s with Test. (#1279)
|
5 лет назад |
|
LDj3SNuD
|
1de16f7653
Add Fcvtas_S/V & Fcvtau_S/V. (#1018)
|
6 лет назад |
|
LDj3SNuD
|
0915731a9d
Implemented fast paths for: (#846)
|
6 лет назад |
|
gdkchan
|
a731ab3a2a
Add a new JIT compiler for CPU code (#693)
|
6 лет назад |
|
LDj3SNuD
|
e5b88de22a
Add Saddlv_V Inst. Improve Cnt_V, Dup_Gp & Ins_Gp Tests. Tuneup Cls_V & Clz_V Tests. (#720)
|
6 лет назад |
|
LDj3SNuD
|
10c74182ba
Implement the remaining tests for Simd and Fp instructions of data processing type. Small opts. for Fmov_Ftoi/1 & Fmov_Itof/1 Insts. (#709)
|
6 лет назад |
|
LDj3SNuD
|
d87c5375f1
Implement a custom value generator for the Tests of the CLS and CLZ instructions (Base: 32, 64 bits. Simd: 8, 16, 32 bits). (#696)
|
6 лет назад |
|
LDj3SNuD
|
ffbfbb5549
Add FCVT <Hd>, <Sn> and FCVT <Sd>, <Hn> Inst.; add Tests. (#692)
|
7 лет назад |
|
LDj3SNuD
|
51ea6fa583
Add Smaxv_V, Sminv_V, Umaxv_V, Uminv_V Inst.; add Tests. (#691)
|
7 лет назад |
|
LDj3SNuD
|
16de171c44
Sse optimized the Scalar & Vector fp-to-fp conversion instructions (MNPZ & IX); added the related Tests (AMNPZ & IX). Small refactoring of existing instructions. (#676)
|
7 лет назад |
|
LDj3SNuD
|
74da8785a5
Sse optimized the 32-bit Vector & Scalar integer-to-fp conversion instructions (signed & unsigned); added the related Gp & V_Fixed Tests (signed & unsigned). (#662)
|
7 лет назад |
|
LDj3SNuD
|
233fc95e1e
Sse optimized the Vector & Scalar fp-to-integer conversion instructions (unsigned); improved the related Tests. (#656)
|
7 лет назад |
|
LDj3SNuD
|
febc2ad6f4
Sse optimized all the fp to integer conversion instructions (signed) with Tests (signed & unsigned). (#655)
|
7 лет назад |
|
LDj3SNuD
|
0f5b6dfbe8
Fix Frecpe_S/V and Frsqrte_S/V (full FP emu.). Add Sse Opt. & SoftFloat Impl. for Fcmeq/ge/gt/le/lt_S/V (Reg & Zero), Faddp_S/V, Fmaxp_V, Fminp_V Inst.; add Sse Opt. for Shll_V, S/Ushll_V Inst.; improve Sse Opt. for Xtn_V Inst.. Add Tests. (#543)
|
7 лет назад |
|
LDj3SNuD
|
e603b7afbc
Add Sse Opt. for S/Umax_V, S/Umin_V, S/Uaddw_V, S/Usubw_V, Fabs_S/V, Fneg_S/V Inst.; for Fcvtl_V, Fcvtn_V Inst.; and for Fcmp_S Inst.. Add/Improve other Sse Opt.. Add Tests. (#496)
|
7 лет назад |
|
LDj3SNuD
|
1e7ea76f14
Add Flush-to-zero mode (input, output) to FP instructions (slow paths); update FP Tests. Update Naming Conventions for Tests project. (#489)
|
7 лет назад |
 Alex Barney
|
9cb57fb4bb
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
|
7 лет назад |
|
LDj3SNuD
|
b956bbc32c
Add SHA1C, SHA1H, SHA1M, SHA1P, SHA1SU0, SHA1SU1 and Isb instructions; add 6 Tests (closed box). (#483)
|
7 лет назад |
|
LDj3SNuD
|
e674b37710
Fix Fcvtl_V and Fcvtn_V; fix half to float conv. and add float to half conv. (full FP emu.). Add 4 FP Tests. (#468)
|
7 лет назад |
|
LDj3SNuD
|
894459fcd7
Add Fmls_Se, Fmulx_Se/Ve, Smov_S Inst.; Opt. Clz/Clz_V, Cnt_V, Shl_V, S/Ushr_V, S/Usra_V Inst.; Add 11 Tests. Some fixes. (#449)
|
7 лет назад |
|
LDj3SNuD
|
bba9bf97d0
Add 9+7 fast/slow FP inst. impls.; add 14 FP Tests. (#437)
|
7 лет назад |
|
LDj3SNuD
|
c7387be0d2
Fix/Add 1+12 [Saturating] [Rounded] Shift Right Narrow (imm.) Instructions; add 14 Tests. Add 6 Tests for PR#405. Add 2 Tests for PR#412. (#409)
|
7 лет назад |
|
LDj3SNuD
|
ca1e37a295
Remove old Tester, update Tests (some reworks). (#400)
|
7 лет назад |
|
LDj3SNuD
|
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
|
7 лет назад |
 Merry
|
326777ca4a
Ryujinx.Tests: Add unicorn to test framework (#389)
|
7 лет назад |
