Commit History

Autor SHA1 Mensaxe Data
  LDj3SNuD 8f6387128a Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183) %!s(int64=7) %!d(string=hai) anos
  LDj3SNuD 3bdd109f45 Add Cmeq_S, Cmge_S, Cmgt_S, Cmhi_S, Cmhs_S, Cmle_S, Cmlt_S (Reg, Zero) & Cmtst_S compare instructions. Add 22 compare tests (Scalar, Vector). Add Eor_V, Not_V tests. (#171) %!s(int64=7) %!d(string=hai) anos
  gdkchan f9f111bc85 Add intrinsics support (#121) %!s(int64=8) %!d(string=hai) anos
  LDj3SNuD 262b5b8054 Add TRN1 & TRN2 (vector) instructions. Add 4 simple tests (4S, 8B). (#77) %!s(int64=8) %!d(string=hai) anos
  LDj3SNuD f09a0082bf Review of cpu tests and creation of a class for mixed cpu tests. (#35) %!s(int64=8) %!d(string=hai) anos
  Merry 1039797c30 Implement Zip1, Zip2 (#25) %!s(int64=8) %!d(string=hai) anos