 gdkchan
|
54ed9096bd
Add FMAXP and FMINP (Vector) instructions on the CPU (#412)
|
%!s(int64=7) %!d(string=hai) anos |
 LDj3SNuD
|
c7387be0d2
Fix/Add 1+12 [Saturating] [Rounded] Shift Right Narrow (imm.) Instructions; add 14 Tests. Add 6 Tests for PR#405. Add 2 Tests for PR#412. (#409)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
a0c78f7920
Fix/Add 10 Shift Right and Mls_Ve Instructions; add 14 Tests. (#407)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
42e4e02a64
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
68300368d7
Add SHADD, SHSUB, UHSUB, SRHADD, URHADD, instructions; add 12 Tests. (#380)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
d021d5dfa9
Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
34100051e4
Add SHA256H, SHA256H2, SHA256SU0, SHA256SU1 instructions; add 4 Tests (closed box). (#352)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
4518c52c65
Add Sadalp_V, Saddlp_V, Uadalp_V, Uaddlp_V instructions; add 8 Tests. (#340)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
02a6fdcd13
Add Sqdmulh_S, Sqdmulh_V, Sqrdmulh_S, Sqrdmulh_V instructions; add 6 Tests. Now all saturating methods are on ASoftFallback. (#334)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
221270db90
More accurate impl of FMINNM/FMAXNM, add vector variants (#296)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
5f34353dce
Add SQADD, UQADD, SQSUB, UQSUB, SUQADD, USQADD, SQABS, SQNEG (Scalar, Vector) instructions; add 24 Tests. Most saturation instructions now on ASoftFallback. (#314)
|
%!s(int64=7) %!d(string=hai) anos |
 Arthur Chen
|
39d36145ba
update encoding for branch instruction (#305)
|
%!s(int64=7) %!d(string=hai) anos |
 Merry
|
bdb6cbb435
AOpCodeTable: Speed up instruction decoding (#284)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
fa5545aab8
Implement Ssubw_V and Usubw_V instructions. (#287)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
514218ab98
Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
741773910d
Add SMAXP, SMINP, UMAX, UMAXP, UMIN and UMINP cpu instructions (#200)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
c228cf320d
Add Rbit_V instruction. Add 8 tests (Rbit_V; Rev16_V, Rev32_V, Rev64_V). Improve CountSetBits8() algorithm. (#212)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
53934e8872
Add Saba_V, Sabal_V, Sabd_V, Sabdl_V, Uaba_V, Uabal_V; Update Uabd_V, Uabdl_V. Add 16 tests. (#204)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
bc26aa558a
Add support for the FMLA (by element/scalar) instruction (#187)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
8f6387128a
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
37a6e84fd4
Add REV16/32 (vector) instructions and fix REV64
|
%!s(int64=7) %!d(string=hai) anos |
 Rygnus
|
0bec9d8439
Add opcodes SQXTUN_S and SQXTUN_V (#184)
|
%!s(int64=7) %!d(string=hai) anos |
|
LDj3SNuD
|
3bdd109f45
Add Cmeq_S, Cmge_S, Cmgt_S, Cmhi_S, Cmhs_S, Cmle_S, Cmlt_S (Reg, Zero) & Cmtst_S compare instructions. Add 22 compare tests (Scalar, Vector). Add Eor_V, Not_V tests. (#171)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
b747b23607
Add the FADDP (scalar) instruction
|
%!s(int64=7) %!d(string=hai) anos |
 Lordmau5
|
46dc89f8dd
Implement Fabs_V (#146)
|
%!s(int64=7) %!d(string=hai) anos |
|
gdkchan
|
9670c096e4
Initial work to support AArch32 with a interpreter, plus nvmm stubs (not used for now)
|
%!s(int64=8) %!d(string=hai) anos |
|
gdkchan
|
7ac5f40532
Add scalar variants of FCVTZS/FCVTZU, fix a issue on Ryushader
|
%!s(int64=8) %!d(string=hai) anos |
|
LDj3SNuD
|
7cda630aba
Add Sqxtn_S, Sqxtn_V, Uqxtn_S, Uqxtn_V instructions and Tests (6). (#110)
|
%!s(int64=8) %!d(string=hai) anos |
|
LDj3SNuD
|
2f1250ab04
Update AOpCodeTable.cs (#108)
|
%!s(int64=8) %!d(string=hai) anos |
|
LDj3SNuD
|
a5ad1e9a06
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
|
%!s(int64=8) %!d(string=hai) anos |
